mt8814ae1 Zarlink Semiconductor, mt8814ae1 Datasheet

no-image

mt8814ae1

Manufacturer Part Number
mt8814ae1
Description
8 X 12 Analog Switch Array With Low On-resistance, For Vdd - Vee = 4.5 V To 13.2 V
Manufacturer
Zarlink Semiconductor
Datasheet
Features
Applications
Internal control latches and address decoder
Short set-up and hold times
Wide operating voltage: 4.5 V to 13.2 V
12Vpp analog signal capability
R
∆R
Full CMOS switch for low distortion
Minimum feedthrough and crosstalk
Separate analog and digital reference supplies
Low power consumption ISO-CMOS technology
Key systems
PBX systems
Mobile radio
Test equipment /instrumentation
Analog/digital multiplexers
Audio/Video switching
AX2
AX3
AX0
AX1
AY0
AY1
AY2
ON
ON
65 Ω max. @ V
≤ 10 Ω @ V
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
DD
CS
Decoder
7 to 96
DD
=12 V, 25°C
STROBE
=12 V, 25°C
Copyright 1997-2005, Zarlink Semiconductor Inc. All Rights Reserved.
96
1
Figure 1 - Functional Block Diagram
DATA RESET
Latches
Zarlink Semiconductor Inc.
1
96
1
Description
The Zarlink MT8814 is fabricated in Zarlink’s ISO-
CMOS technology providing low power dissipation and
high reliability. The device contains a 8 x 12 array of
crosspoint switches along with a 7 to 96 line decoder
and latch circuits. Any one of the 96 switches can be
addressed by selecting the appropriate seven address
bits. The selected switch can be turned on or off by
applying a logical one or zero to the DATA input. V
the ground reference of the digital inputs. The range of
the analog signal is from V
allows the crosspoint array to be cascaded for matrix
expansion.
MT8814AE
MT8814AP
MT8814APR
MT8814AE1
MT8814AP1
MT8814APR1
• • • • • • • • • • • • • • • • • • •
VDD
8 x 12 Analog Switch Array
Yi I/O (i=0-7)
8 x 12
Switch
Ordering Information
Array
VEE
*Pb Free Matte Tin
-40°C to +85°C
40 Pin PDIP
44 Pin PLCC
44 Pin PLCC
40 Pin PDIP*
44 Pin PLCC*
44 Pin PLCC*
ISO-CMOS
VSS
DD
to V
EE
. Chip Select (CS)
Tubes
Tubes
Tape & Reel
Tubes
Tubes
Tape & Reel
Data Sheet
MT8814
Xi I/O
(i=0-11)
May 2005
SS
is

Related parts for mt8814ae1

mt8814ae1 Summary of contents

Page 1

... AY2 Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 1997-2005, Zarlink Semiconductor Inc. All Rights Reserved. MT8814AE MT8814AP MT8814APR MT8814AE1 MT8814AP1 MT8814APR1 Description The Zarlink MT8814 is fabricated in Zarlink’s ISO- CMOS technology providing low power dissipation and high reliability ...

Page 2

... X10 X11 VSS AY1 AY0 AX2 AX1 Y4 Figure 2 - Pin Connections Description 2 Zarlink Semiconductor Inc. Data Sheet ...

Page 3

... STROBE in order for correct data to be written to the latch. MT8814 Description switches regardless of whether CS is high or low. ) are provided for the MT8814 to enable switching of negative analog while the range for analog signals is from Zarlink Semiconductor Inc. Data Sheet ...

Page 4

... ‡ Sym. Min. Typ. Max 100 DD 0.4 1 ±1 ±500 I OFF V 0.8 2.0 3 0.1 10 LEAK 4 Zarlink Semiconductor Inc. Data Sheet Min. Max. Units -0.3 16.0 V -0 -0 -0 ±15 mA °C -65 +150 0.6 W Units Test Conditions ° ...

Page 5

... V ‡ Sym. Min. Typ. Max 0 3dB THD 0.01 FDT -95 X -45 talk -90 -85 - Zarlink Semiconductor Inc. Data Sheet Units Test Conditions Ω =0V Ω 0. Ω See Appendix, Fig. A.2 Ω V =12V = ...

Page 6

... R See Fig. 3 for control and I/O timing details. t CSH 50% 50 Figure 3 - Control Memory Timing Diagram 6 Zarlink Semiconductor Inc. Data Sheet =5V, V =0V Units Test Conditions mVpp V =3V square wave =1kΩ, R =10kΩ See Appendix, Fig. A.6 ...

Page 7

... Table 1 - Address Decode Truth Table 7 Zarlink Semiconductor Inc. Data Sheet AY2 Connection 0 X0-Y0 0 X1-Y0 0 X2-Y0 0 X3-Y0 0 X4-Y0 0 X5- Connection Connection 0 X6-Y0 X7- X8-Y0 0 X9-Y0 0 X10-Y0 ...

Page 8

...

Page 9

...

Page 10

... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...

Related keywords