zl30107 Zarlink Semiconductor, zl30107 Datasheet

no-image

zl30107

Manufacturer Part Number
zl30107
Description
Gbe Line Card Synchronizer
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
zl30107GGG2
Manufacturer:
ZARLINK
Quantity:
70
Part Number:
zl30107GGG2
Manufacturer:
ZARLINK
Quantity:
20 000
A full Data Sheet is available to qualified customers. To
register,
TimingandSync@zarlink.com.
Features
Single chip low cost solution for synchronizing an
Ethernet PHY to a standard telecom clock
Generates an IEEE 802.3 jitter compliant 25 MHz
Gigabit Ethernet output clock
Supports three modes of operation:
Asynchronous Freerun, Synchronous, and
Asynchronous Holdover
Defaults in Asynchronous Freerun mode
In Asynchronous Freerun mode, the DPLL
generates an output clock with a frequency
accuracy equal to frequency accuracy of the
external crystal oscillator (XO) or a low cost
crystal (XTAL)
In Synchronous mode, the DPLL automatically
synchronizes to one of a pre-defined set of
frequencies including 2 kHz, 8 kHz, 64 kHz,
1.544 MHz, 2.048 MHz, 6.48 MHz, 8.192 MHz,
16.384 MHz, 19.44 MHz, 38.88 MHz, 77.76 MHz.
please
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
send
REF0
REF1
REF2
Copyright 2007, Zarlink Semiconductor Inc. All Rights Reserved.
an
X1/CLK X2
email
Figure 1 - Block Diagram
Zarlink Semiconductor Inc.
to
DPLL
uP I/F
LOCK
1
Applications
Configurable to accept a 25 MHz input reference
Automatic entry into Asynchronous Holdover
mode when all input references fail
Input reference is manually selectable through the
serial (SPI) interface
Hitless input reference switching
Lock indicator pin
Input reference status monitors
Programmable loop bandwidth of 14 Hz, 28 Hz, or
890 Hz
Ethernet Line Cards Supporting Synchronous
Transmission
ZL30107GGG
ZL30107GGG2 64 Pin CABGA*
GbE Line Card Synchronizer
APLL
*Pb Free Tin/Silver/Copper
Ordering Information
-40
64 Pin CABGA
o
C to +85
Shortform Data Sheet
o
C
CLK
ZL30107
Trays
Trays
March 2007

Related parts for zl30107

zl30107 Summary of contents

Page 1

... Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2007, Zarlink Semiconductor Inc. All Rights Reserved. GbE Line Card Synchronizer email to ZL30107GGG ZL30107GGG2 64 Pin CABGA* *Pb Free Tin/Silver/Copper • Configurable to accept a 25 MHz input reference • Automatic entry into Asynchronous Holdover mode when all input references fail • ...

Page 2

... ZL30107 REF1 IC B REF0 IC IC REF2 C SCK LOCK CORE CORE X1/CLK corner is identified with a marking Ball Pitch 1.0 mm Figure 2 - Pin Connections 2 Zarlink Semiconductor Inc ...

Page 3

... Serial Interface Output (LVCMOS). Serial interface data output pin Chip Select for Serial Interface (LVCMOS). Serial interface chip select. This u pin is internally pulled up to Vdd Internal Connection. Leave unconnected ZL30107 Description 3 Zarlink Semiconductor Inc. Shortform Data Sheet ...

Page 4

... Analog Ground. 0 Volts Input I - Input, Internally pulled down Input, Internally pulled Output A - Analog P - Power G - Ground ZL30107 Description nominal. DC nominal. DC nominal. DC nominal Zarlink Semiconductor Inc. Shortform Data Sheet ...

Page 5

...

Page 6

... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...

Related keywords