hb28d064mm2 Renesas Electronics Corporation., hb28d064mm2 Datasheet
hb28d064mm2
Related parts for hb28d064mm2
hb28d064mm2 Summary of contents
Page 1
... HB28D064MM2/HB28B128MM2 16 Mbyte/32 Mbyte/64 Mbyte/128 MByte Description These Hitachi MultiMediaCard s, HB28E016MM2, HB28D032MM2, HB28D064MM2 and HB28B128MM2, are highly integrated flash memories with serial and random access capability accessible via a dedicated serial interface optimized for fast and reliable data transmission. This interface allows several cards to be stacked by through connecting their peripheral contacts. These Hitachi MultiMediaCards are fully compatible to a new consumer standard, called the MultiMediaCard system standard defined in the MultiMediaCard system specification [1] ...
Page 2
... Read speed: sustained: 13.7 Mbit/s (multi-block read) burst (one block): 20 Mbit/s Write speed: sustained: 6.4 Mbit/s (for HB28E016MM2/HB28D032MM2) (multi-block write) 12.8 Mbit/s (for HB28D064MM2/HB28B128MM2) (multi-block write) burst (one block): 20 Mbit stacked card (at 20 MHz, V Access time: 300 s (typ) (at 20 MHz, V Low power dissipation ...
Page 3
Block Diagram V PP Generator Flash control All units in these Hitachi MultiMediaCards are clocked by an internal clock generator. The Interface driver unit synchronizes the DAT and CMD signals from external CLK to the internal used clock signal. The ...
Page 4
HB28E016/D032/D064/B128MM2 Interface These Hitachi MultiMediaCards' interface can operate in two different modes: MultiMediaCard mode SPI mode Both modes are using the same pins. The default mode is the MultiMediaCard mode. The SPI mode is selected by activating (= 0) the ...
Page 5
MultiMediaCard Mode Pad Definition Pin No. Name Type* 1 RSV NC 2 CMD I/O/PP/ SS1 CLK SS2 7 DAT I/O/PP Note power supply; I: input; O: ...
Page 6
HB28E016/D032/D064/B128MM2 SPI Mode The Serial Peripheral Interface (SPI general-purpose synchronous serial interface originally found on certain Motorola microcontrollers. The MultiMediaCard SPI interface is compatible with SPI hosts available on the market. As any other SPI device the MultiMediaCard ...
Page 7
SPI Interface Pin Configuration MuitiMediaCard 1 Pin No. Name Type* 1 RSV NC 2 CMD I/O/PP/ SS1 CLK SS2 7 DAT I/O/PP Note power supply; I: ...
Page 8
HB28E016/D032/D064/B128MM2 Registers These Hitachi MultiMediaCards contain the following information registers: Name Width Type OCR 32 Programmed by the manufacturer. Read only for user CID 128 Programmed by the manufacturer. Read only for user RCA 16 Programmed during initialization, not readable ...
Page 9
Operation Condition Register (OCR) This register indicates supported voltage range of these Hitachi MultiMediaCards bit wide register and for read only. OCR Fields OCR slice Field D31 Card power up status bit (Busy). D[30-24] reserved D23 ...
Page 10
HB28E016/D032/D064/B128MM2 Card Identification (CID) This register contains the card identification information used during the card identification procedure 128 bit wide register, one-time programmable by the provider. The CID is divided into eight slices: CID Fields Name Field ...
Page 11
Card Specific Data (CSD) The card specific data register describes how to access the card content. The CSD defines card operating parameters like maximum data access time, data transfer speed. The CSD Fields Name Field CSD structure CSD_STRUCTURE Spec version ...
Page 12
HB28E016/D032/D064/B128MM2 Name Field Write protect group size WP_GRP_SIZE Write protect group enable WP_GRP_ENABLE Manufacturer default ECC DEFAULT_ECC Write speed factor R2W_FACTOR Max. write data block length WRITE_BLK_LEN Partial blocks for write WRITE_BLK_PARTIAL 1 allowed Reserved — File format group FILE_FORMAT_GRP ...
Page 13
SPEC_VERS Defines the Spec version supported by the card. It includes the commands set definition and the definition of the card responses. The card identification procedure is compatible for all spec versions! SPEC Version SPEC_VERS “0011” The Spec version of ...
Page 14
HB28E016/D032/D064/B128MM2 TRAN_SPEED The following table defines the maximum data transfer rate TRAN_SPEED: Maximum Data Transfer Rate Definition TRAN_SPEED bit Description 2:0 transfer rate exponent 6:3 time mantissa 7 reserved These Hitachi MultiMediaCards support a transfer rate between 0 and 20 ...
Page 15
READ_BLK_LEN The data block length is computed as 2 Data Block Length READ_BLK_LEN Block length byte bytes ...... ...... 2048 bytes 12–15 reserved The block length ...
Page 16
... BLOCKNR = (C_SIZE+1)*MULT C_SIZE_MULT+2 MULT = 2 (C_SIZE_MULT READ_BLK_LEN BLOCK_LEN = 2 Therefore, the maximal capacity which can be coded is 4096*512*2048 = 4 GBytes. The following table shows the card capacity for each model. Model C_SIZE HB28E016MM2 0x7A7 HB28D032MM2 0x7A7 HB28D064MM2 0x7A7 HB28B128MM2 0x7A7 (READ_BLK_LEN 12) C_SIZE_MULT READ_BLK_LEN ...
Page 17
... The parameter VDD_R_CURR_MAX and VDD_W_CURR_MAX are permanently assigned. The value of VDD_R_CURR_MAX and VDD_W_CURR_MAX for each model is following: Model Value HB28E016MM2 6 (80 mA) HB28D032MM2 6 (80 mA) HB28D064MM2 6 (80 mA) HB28B128MM2 6 (80 mA) For more details refer to Chapter “Characteristics”. HB28E016/D032/D064/B128MM2 (2 coded as follows 2 ...
Page 18
HB28E016/D032/D064/B128MM2 C_SIZE_MULT This parameter is used for coding a factor MULT for computing the total device size (refer to “C_SIZE”). C_SIZE_MULT+2 The factor MULT is defined as 2 Multiply Factor for the Device Size C_SIZE_MULT MULT ...
Page 19
WP_GRP_ENABLE The value is set to ‘1’, meaning group write protection is enabled. DEFAULT_ECC Set by the card manufacturer and defines the ECC code which is recommended to use (e.g. the device is tested for). The value is set to ...
Page 20
HB28E016/D032/D064/B128MM2 Hitachi MultiMediaCards support blocks with the length 512 bytes. The parameter WRITE_BLK_LEN is permanently assigned to the value 0x9 (512 bytes). WRITE_BLK_PARTIAL WRITE_BLK_PARTIAL defines whether partial block sizes can be used in block read and block write commands. WRITE_BLK_PARTIAL ...
Page 21
ECC Defines the ECC code that was used for storing data on the card. This field is used by the host (or application) to decode the user data. The following table defines the field format. ECC ECC ECC type 0 ...
Page 22
HB28E016/D032/D064/B128MM2 MultiMediaCard Communication All communication between host and cards is controlled by the host (master). The host sends commands and, depending on the command, receives a corresponding response from the selected card. In this chapter the commands to control these ...
Page 23
MultiMediaCard ERASE GROUP 0 ERASE GROUP 1 ERASE GROUP n Each WP-group may have an additional write protection bit. The write protection bits are programmable via special commands (refer to Chapter “Commands”). The information about the availability is stored in ...
Page 24
HB28E016/D032/D064/B128MM2 Commands The command set of the MultiMediaCard system is divided into classes corresponding to the type of card (see also [1]). These Hitachi MultiMediaCards support the following command classes: Command Classes (Class 0 to Class 2 and Class 4) ...
Page 25
The command transmission always starts with the MSB. Each command starts with a start bit and ends with a 7-bit CRC command protection field followed by an end bit. The length of each command frame is fixed to 48 bits ...
Page 26
HB28E016/D032/D064/B128MM2 Read, Write and Erase Time-out Conditions The times after which a time-out condition for read/write/erase operations occurs are (card independent) 10 times longer than the access/program times for these operations given below. A card shall complete the command within ...
Page 27
Basic Commands (class 0) and Read Stream Command (class 1) CMD index Type Argument CMD0 bc [31:0] stuff bits CMD1 bcr [31:0] OCR without busy CMD2 bcr [31:0] stuff bits CMD3 ac [31:16] RCA [15:0] stuff bits CMD4 bc [31:16] ...
Page 28
HB28E016/D032/D064/B128MM2 Block-Oriented Read Commands (class 2) CMD index Type Argument CMD16 ac [31:0] block length CMD17 adtc [31:0] data address CMD18 adtc [31:0] data address Notes: 1. The default block length is as specified in the CSD. 2. The data ...
Page 29
Block-Oriented Write Commands (class 4) CMD index Type Argument CMD24 adtc [31:0] data address CMD25 adtc [31:0] data address CMD26 adtc [31:0] stuff bits CMD27 adtc [31:0] stuff bits Note: 1. The data transferred must not cross a physical block ...
Page 30
HB28E016/D032/D064/B128MM2 Write Protection Commands (class 6) CMD index Type Argument CMD28 ac [31:0] data address CMD29 ac [31:0] data address CMD30 adtc [31:0] write protect data address Note write protection bits (representing 32 write protect groups starting at ...
Page 31
Other Command CMD index Type Argument CMD5 reserved CMD6 reserved CMD8 reserved CMD14 reserved CMD19 reserved CMD21 … reserved CMD22 CMD31 reserved CMD39 Not supported CMD40 Not supported CMD41 reserved CMD43 … reserved CMD54 CMD55 ac [31:16] RCA [15:0] stuff ...
Page 32
HB28E016/D032/D064/B128MM2 Card identification mode All the data communication in the card identification mode uses only the command line (CMD). Power on Idle state (idle) card is busy or host omitted voltage range CMD1 card looses bus Ready state (ready) CMD2 ...
Page 33
CID immediately and must wait for the next identification cycle (cards stay in the Ready State). There should be ...
Page 34
HB28E016/D032/D064/B128MM2 Data Transfer Mode When in Standby State, both CMD and DAT lines are in the push-pull mode. As long as the content of all CSD registers is not known, the f PP allows the host to get the Card ...
Page 35
The data transmission is synchronous to the clock signal. The payload for block- oriented data transfer is preserved by a 16-bit CRC check sum (refer to Chapter “Cyclic Redundancy Check (CRC)”). Stream read There is ...
Page 36
HB28E016/D032/D064/B128MM2 If the card detects an error (e.g. out of range, address misalignment, internal error, etc.) during a multiple block read operation (both types) it will stop data transmission and remain in the Data State. The host must than abort ...
Page 37
Multiple block write with pre-defined block count The card will transfer the requested number of data blocks, terminate the transaction and return to transfer state. Stop command is not required at the end of this type of multiple block write, ...
Page 38
HB28E016/D032/D064/B128MM2 will be erased. The WP_ERASE_SKIP status bit in the status register will be set. The address field in the tag commands is a sector or a group address in byte units. The card will ignore all LSB’s below the ...
Page 39
ERASE: 1 Defines Forced Erase Operation (all other bits shall be ‘0’) and only the cmd byte is sent. LOCK/UNLOCK Locks the card Unlock the card (note that it is valid to set this bit together ...
Page 40
HB28E016/D032/D064/B128MM2 register is cleared and PWD_LEN is set the password is not correct then the LOCK_UNLOCK_FAILED error bit will be set in the status register. Locking a card: —Select a card (CMD7), if not previously selected already ...
Page 41
CRC. The data block shall indicate the mode ERASE (the ERASE bit shall be the only bit set). If the ERASE bit is not the only bit in the data field then the LOCK_UNLOCK_FAILED error bit will ...
Page 42
HB28E016/D032/D064/B128MM2 State transition summary Table “Card State Transition Table” defines the card state transitions as a function of received command Card State Transition Table Current state Command idle 1 CRC fail —* Commands out of the — supported class(es) Class0 ...
Page 43
Current state Command idle Class4 CMD16 CMD23 CMD24 — CMD25 — CMD26 — CMD27 — Class5 CMD32 — CMD33 — CMD34 — CMD35 — CMD36 — CMD37 — CMD38 — Class6 CMD28 — CMD29 — CMD30 — Class7 CMD42 — ...
Page 44
HB28E016/D032/D064/B128MM2 Responses All responses are sent via command line (CMD), all data starts with the MSB. Format R1 (response command): response length 48 bit start bit card The contents of the status field are described in Chapter “Status” ...
Page 45
Status The response format R1 contains a 32-bit field with the name card status. This field is intended to transmit status information which is stored in a local status register of each card to the host. The following table defines ...
Page 46
HB28E016/D032/D064/B128MM2 Status Bits Identifier Type Value 31 OUT_OF_RANGE ADDRESS_ERROR ’0’= no error 29 BLOCK_LEN_ERRO ERASE_SEQ_ERR ERASE_PARAM WP_VIOLATION ’0’= not protected ...
Page 47
Bits Identifier Type Value 16 CID_OVERWRITE ’0’= no error CSD_OVERWRITE 15 WP_ERASE_SKIP CARD_ECC_ S X DISABLED 13 ERASE_RESET S R 12:9 CURRENT_STATE BUFFER_EMPTY S X 7:6 reserved 5 APP_CMD S R ...
Page 48
HB28E016/D032/D064/B128MM2 Command Response Timings All timing diagrams use the following schematics and abbreviations: S: Start bit (= 0) T: Transmitter bit (Host = 1, Card = 0) P: One-cycle pull- End bit (= 1) Z: high impedance ...
Page 49
The host command and the card response are clocked out with the rising edge of the host clock. The delay between host command and card response is N for host command CMD3: Host command CMD S T content Host active ...
Page 50
HB28E016/D032/D064/B128MM2 Last host command - next host command timing diagram After the last command, which does not force a response, has been sent, the host can continue sending the next command after at least N clock periods. CC Host command ...
Page 51
Stream read The data transfer starts N clock cycles after the end bit of the host command. The bus transaction is AC identical to that of a read block command (refer to Figure “Data Read Timing”). As the data transfer ...
Page 52
HB28E016/D032/D064/B128MM2 Stream write The data transfer starts N clock cycles after the card response to the sequential write command was WR received. The bus transaction is identical to that of a write block command (see Figure “Timing of The Block ...
Page 53
Reset GO_IDLE_STATE (CMD0) is the software reset command, which sets the MultiMediaCard into the Idle State independently of the current state. In the Inactive State the MultiMediaCard is not affected by this command. After power-on the MultiMediaCard is always in ...
Page 54
HB28E016/D032/D064/B128MM2 SPI Communication The SPI mode consists of a secondary communication protocol. MultiMediaCard protocol, designed to communicate with a SPI channel, commonly found in Motorola’s (and lately a few other vendors’) microcontrollers. The interface is selected during the first reset ...
Page 55
Bus Transfer Protection Every MultiMediaCard token transferred on the bus is protected by CRC bits. In SPI mode, the MultiMediaCard offers a non-protected mode which enables systems built with reliable data links to exclude the hardware or firmware required for ...
Page 56
HB28E016/D032/D064/B128MM2 (READ_MULTIPLE_BLOCK) starts a transfer of several consecutive blocks. Two types of multiple block read transactions are defined (the host can use either one at any time): Open-ended Multiple block read The number of blocks for the read multiple block ...
Page 57
Data in command Data out After a data block has been received, the card will respond with a data-response token. If the data block has been received without errors, it will be programmed. As long as ...
Page 58
HB28E016/D032/D064/B128MM2 If the card detects a CRC error or a programming error (e.g. write protect violation, out of range, address misalignment, internal error, etc.) during a multiple block write operation (both types) it will report the failure in the data-response ...
Page 59
Erase and Write Protect Management The erase and write protect management procedures in the SPI mode are identical to those of the MultiMediaCard mode. While the card is erasing or changing the write protection bits of the predefined sector list, ...
Page 60
HB28E016/D032/D064/B128MM2 Error Conditions Unlike the MultiMediaCard protocol, in the SPI mode the card will always respond to a command. The response indicates acceptance or rejection of the command. A command may be rejected not supported (illegal opcode), ...
Page 61
Commands and Arguments CMD index SPI mode Argument CMD0 Yes None CMD1 Yes None CMD2 No CMD3 No CMD4 No CMD5 reversed CMD6 reversed CMD7 No CMD8 reversed CMD9 Yes None CMD10 Yes None CMD11 No CMD12 Yes None CMD13 ...
Page 62
HB28E016/D032/D064/B128MM2 CMD index SPI mode Argument CMD24 Yes [31:0] data address CMD25 Yes [31:0] data address CMD26 No CMD27 Yes None CMD28 Yes [31:0] data address CMD29 Yes [31:0] data address CMD30 Yes [31:0] write protect data address CMD31 reserved ...
Page 63
CMD index SPI mode Argument CMD41 reserved CMD42 Yes [31:0] stuff bits CMD43... reserved CMD54 CMD55 (Yes) [31:16] RCA [15:0] stuff bits CMD56 (Yes) [31:1] stuff bits [0:0] RD/WR* CMD57 reserved CMD58 Yes None CMD59 Yes [31:1] stuff bits [0:0] ...
Page 64
HB28E016/D032/D064/B128MM2 Responses There are several types of response tokens the MultiMediaCard mode, all are transmitted MSB first: Format R1 This response token is sent by the card after every command with the exception of SEND_STATUS commands ...
Page 65
Format R2 This response token is two bytes long and sent as a response to the SEND_STATUS command. The format is given in Figure “R2 Response Format”. 1. Byte The first byte is identical to the ...
Page 66
HB28E016/D032/D064/B128MM2 Format R3 This response token is sent by the card when a READ_OCR command is received. The response length is 5 bytes (refer to Figure “R3 Response Format”). The structure of the first (MSB) byte is identical to response ...
Page 67
Data Error Token If a read operation fails and the card cannot provide the required data, it will send a data error token instead. This token is one byte long and has the following format The ...
Page 68
HB28E016/D032/D064/B128MM2 Clearing Status Bits As described in the previous paragraphs, in SPI mode, status bits are reported to the host in three different formats: response R1, response R2 and data error token (the same bits may exist in multiple response ...
Page 69
Included Identifier in resp Type Illegal command Card ECC failed DataErr CC error DataErr Error DataErr WP erase skip Lock/Unlock R2 E ...
Page 70
HB28E016/D032/D064/B128MM2 SPI Bus Timing All timing diagrams use the following schematics and abbreviations: H: Signal is high (logical ‘1’) L: Signal is low (logical ‘0’) X: Don’t care Z: High impedance state (-> Repeater Busy: Busy Token ...
Page 71
Card Response to Host Command Datain Dataout bytes response Single Block ...
Page 72
HB28E016/D032/D064/B128MM2 Single Block Write Datain Write command Dataout Z Z ...
Page 73
Error Handling MultiMediaCards are defined as error free devices or as devices with a defined maximum bit error rate (with external error correction circuitry). To correct defects in the memory field of the cards the system may include error correction ...
Page 74
HB28E016/D032/D064/B128MM2 Cyclic Redundancy Check (CRC) The CRC is intended for protecting MultiMediaCard commands, responses and data transfer against transmission errors on the MultiMediaCard bus. One CRC is generated for every command and checked for every response on the CMD line. ...
Page 75
Power Supply Power Supply Decoupling The and V lines supply the card with operating voltage. For this, decoupling capacitors for SS1 SS2 CC buffering current peak are used. These capacitors are placed on the bus side corresponding ...
Page 76
HB28E016/D032/D064/B128MM2 Power on Each card has its own power on detection circuitry which puts the card into a defined state after the power- on. No explicit reset signal is necessary. The cards can also be reset by a special software ...
Page 77
V Bus master supply voltage 2.7 V 2.0 V Power up time Supply ramp up time Initialization sequence Initialization delay: The maximum of 1 msec, 74 clock cycles and supply ramp up time After power up (including hot insertion, ...
Page 78
HB28E016/D032/D064/B128MM2 Short Cut Protection The MultiMediaCards can be inserted/removed into/from the bus without damage. insertion/removal is occured during card operation (read/write), the data in the MultiMediaCard would be broken. If one of the supply pins (V a data line to ...
Page 79
Characteristics This chapter defines following characteristics: Temperature characteristics Electrical characteristics Temperature Characteristics Parameter Symbol Storage temperature Operating temperature Junction temperature Electrical Characteristics In this chapter the electrical characteristics for these Hitachi MultiMediaCards are defined in three steps: Pad characteristics: properties ...
Page 80
HB28E016/D032/D064/B128MM2 Absolute Maximum Ratings Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the operational sections of this specification is not ...
Page 81
Recommended Operating Conditions The recommended operating conditions define the parameter ranges for optimal performance and durability of these Hitachi MultiMediaCards. Parameter Supply voltage Inputs Low-level input voltage V High-level input voltage V Outputs High-level output current Low-level output current Clock ...
Page 82
... Chapter “Recommended Operating Conditions”). Parameter High speed supply HB28E016MM2 current HB28D032MM2 HB28D064MM2 HB28B128MM2 Minimal supply HB28E016MM2 current HB28D032MM2 HB28D064MM2 HB28B128MM2 All digital inputs Input leakage current (Including I/O current) All outputs High-level output voltage Low-level output voltage Inputs: CMD, DAT ...
Page 83
Clock Input Valid data Output : Invalid Timing Diagram of Data Input and Output The access time ( divided into two parts The synchronous access time. This time defines the time of the maximum number ...
Page 84
HB28E016/D032/D064/B128MM2 Access Time Parameter Synchronous access delay cycles Synchronous access delay Asynchronous access delay Memory access time Note: 1. Refer to Chapter “Time-out Condition”. In the CSD are two fields to code the asynchronous and the synchronous access delay time: ...
Page 85
Abbreviations and Terms Abbreviations Terms <n> Argument of a command or data field. CMD<n> MultiMediaCard bus command <n>. See Command. PP Push Pull, output driver type with low impedance driver capability for 0 and 1. OD Open Drain, output driver ...
Page 86
HB28E016/D032/D064/B128MM2 Abbreviations Terms CIN Card individual number. CRC Cyclic redundancy check. ECC Error correction code. G(x) Generator polynomial of error correction/check code. TAC Asynchronous access delay NSAC Number of synchronous access cycles to be added to the access delay f ...
Page 87
Physical Outline Front Back HB28E016/D032/D064/B128MM2 27.3 25.9 4.0 4.5 Min. 1.2 Max R0.5 4.0 32.0 Unit: mm Tolerance: 0.1 mm 2.1 R02 Min. all around 0.2 3 R1.0 87 ...
Page 88
HB28E016/D032/D064/B128MM2 Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may ...