hys64t128020edv-2.5-c2 Qimonda, hys64t128020edv-2.5-c2 Datasheet - Page 8

• Manufacturer Part Number: hys64t128020edv-2.5-c2
• Description: 200-pin 1.5v Ddr2 Sdram So-dimm Modules So-dimm Sdram
• Manufacturer: Qimonda

Rev. 0.50, 2008-01
01242008-QE4B-HF08
Pin No.
159
173
175
158
160
174
176
179
181
189
191
180
182
192
194
Data Strobe Signals
13
11
31
29
51
49
70
68
131
129
148
146
169
167
188
186
Data Mask Signals
Name
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
DQS0
DQS0
DQS1
DQS1
DQS2
DQS2
DQS3
DQS3
DQS4
DQS4
DQS5
DQS5
DQS6
DQS6
DQS7
DQS7
Pin
Type
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Buffer
Type
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
SSTL
8
Function
Data Bus 63:0
Note: Data Input / Output pins
Data Strobe Bus 7:0 and Complementary Data Strobe
Bus 7:0
The data strobes, associated with one data byte, sourced
with data transfers. In Write mode, the data strobe is
sourced by the controller and is centered in the data
window. In Read mode the data strobe is sourced by the
DDR2 SDRAM and is sent at the leading edge of the data
window. DQS signals are complements, and timing is
relative to the cross-point of respective DQS and DQS. If the
module is to be operated in single ended strobe mode, all
DQS signals must be tied on the system board to
DDR2 SDRAM mode registers programmed appropriately.
HYS64T[128/256]020EDV–[25F/2.5/3S](–)C2
Small Outline DDR2 SDRAM Modules
Advance Internet Data Sheet
V
SS
and