hys64v8000gu-10 Infineon Technologies Corporation, hys64v8000gu-10 Datasheet

no-image

hys64v8000gu-10

Manufacturer Part Number
hys64v8000gu-10
Description
3.3v 72-bit Sdram Module
Manufacturer
Infineon Technologies Corporation
Datasheet
3.3V 8M x 64-Bit SDRAM Module
3.3V 8M x 72-Bit SDRAM Module
168 pin unbuffered DIMM Modules
Semiconductor Group
168 Pin JEDEC Standard, Unbuffered 8 Byte Dual-In-Line SDRAM Modules
for PC main memory applications
1 bank 8M x 64, 8M x 72 organisation
Optimized for byte-write non-parity or ECC applications
Fully PC66 layout compatible
JEDEC standard Synchronous DRAMs (SDRAM)
Performance:
Single +3.3V( 0.3V ) power supply
Programmable CAS Latency, Burst Length and Wrap Sequence
(Sequential & Interleave)
Auto Refresh (CBR) and Self Refresh
Decoupling capacitors mounted on substrate
All inputs, outputs are LVTTL compatible
Serial Presence Detect with E
Utilizes eight / nine 8M x 8 SDRAMs in TSOPII-54 packages
4096 refresh cycles every 64 ms
Gold contact pad
Card Size: 133,35mm x 25,40mm x 4,00 mm
f
t
CK
AC
Max. Clock frequency
Max. access time from clock
2
PROM
100 MHz @ CL=3
66 MHz @ CL=2
7 ns @ CL=3
8 ns @ CL=2
1
1
-10
HYS64V8000GU-10
HYS72V8000GU-10
2.98

Related parts for hys64v8000gu-10

hys64v8000gu-10 Summary of contents

Page 1

... Serial Presence Detect with E • Utilizes eight / nine SDRAMs in TSOPII-54 packages • 4096 refresh cycles every 64 ms • Gold contact pad • Card Size: 133,35mm x 25,40mm x 4,00 mm • Semiconductor Group -10 66 MHz @ CL=2 100 MHz @ CL CL CL=3 2 PROM 1 1 HYS64V8000GU-10 HYS72V8000GU-10 2.98 ...

Page 2

... The HYS64(72)V8000GU-10 are industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs) which are organised and high speed memory arrays designed with Synchronous DRAMs (SDRAMs) for non-parity and ECC applications. The DIMMs use eight SDRAMs for the organisation and an additional SDRAM for the organisation. ...

Page 3

... A10 80 39 BA1 81 40 VCC 82 41 VCC 83 42 CLK0 84 Note : Pinnames in brackets are for the x72 ECC versions Semiconductor Group 8M x 64/72 SDRAM-Module Symbol PIN # Symbol VSS 85 VSS DU 86 DQ32 CS2 87 DQ33 DQMB2 88 DQ34 DQMB3 89 DQ35 DU 90 VCC VCC ...

Page 4

... DQ24-DQ31 A0-A11,BA0,BA1 VCC VSS RAS CAS CKE0 Note only used in the x72 ECC version 2. All resistor values are 10 Ohms,except R3,R4=4,7 Ohm for the x72 version Block Diagram for 8M x 64/72 SDRAM DIMM modules Semiconductor Group CS WE DQMB4 DQ32-DQ39 DQMB5 DQ40-DQ47 ...

Page 5

... DDQ Symbol I( MHz Symbol HYS64(72)V8000GU- 64/72 SDRAM-Module Limit Values min. max. 2.0 Vcc+0.3 IH – 0.5 0.8 IL 2.4 – OH – 0.4 OL – – Limit Values Unit min. max. (x64) (x72 ...

Page 6

... These parameters depend on the cycle rate and these values are measured by the cycle rate under the .......minimum value of tck and trc. Input signals are changed one time during tck. 8. These parameter depend on output loading. Specified values are obtained with output open. Semiconductor Group 8M x 64/72 SDRAM-Module o C, VCC = 3.3V 0.3V Symb ...

Page 7

... CAS Latency = CKS CKH t RCD t RAS HYS64(72)V8000GU- 64/72 SDRAM-Module Limit Values Unit -10 max 10 – – ns – 100 MHz – 66 MHz – – – – 2.5 – ...

Page 8

... Symbol min t RRD t CCD t RSC REF t SREX DQZ CAS Latency = CAS Latency = 2 t DQW 8 HYS64(72)V8000GU- 64/72 SDRAM-Module Limit Values Unit -10 max 20 – – CLK 20 – – – – ...

Page 9

... V with the timing referenced to the 1.4 V crossover ih and tCH 2.4 V 0.4 V tCL t T 1.4V tAC tOH 1.4V tHZ /2 -0.5) ns has to be added to this parameter. T -1) ns has to be added to this parameter HYS64(72)V8000GU- 64/72 SDRAM-Module . All AC measurements assume Ohm Z=50 Ohm I fig.1 =1ns T ...

Page 10

... A serial presence detect storage device - E about the module configuration, speed, etc. is written into the E production using a serial presence detect protocol ( I SPD-Table: Byte# 0 Number of SPD bytes 1 Total bytes in Serial PD 2 Memory Type 3 Number of Row Addresses (without BS bits) 4 Number of Column Addresses (for x 8 SDRAM) ...

Page 11

... SPD-Table Byte# 29 Minimum RAS to CAS delay tRCD 30 Minimum RAS pulse width tRAS 31 Module Bank Density (per bank) 32-61 Superset information (may be used in future) 62 SPD Revision 63 Checksum for bytes 64- Manufactures’ s information (optional) 127 (FFh if not used) 128+ Unused storage locations ...

Related keywords