lis302dltr8 STMicroelectronics, lis302dltr8 Datasheet

Page 1

... The sensing element, capable of detecting the acceleration, is manufactured using a dedicated Table 1. Device summary Part number LIS302DL LIS302DLTR LIS302DLTR8 October 2007 process developed produce inertial sensors and actuators in silicon. The IC interface is manufactured using a CMOS process that allows to design a dedicated circuit which is trimmed to better match the sensing element characteristics ...

Page 2

Contents Contents 1 Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 1.1 Block ...

Page 3

LIS302DL 6 Register mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

Contents 9 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

LIS302DL List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

List of tables Table 49. Truth table ...

Page 7

LIS302DL List of figures Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 8

Block diagram and pin description 1 Block diagram and pin description 1.1 Block diagram Figure 1. Block diagram SELF TEST REFERENCE 1.2 Pin description Figure 2. Pin connection Y 6 8/42 CHARGE AMPLIFIER ...

Page 9

LIS302DL Table 2. Pin description Pin Name Vdd_IO Power supply for I/O pins GND 0V supply Reserved Connect to Vdd GND 0V supply GND 0V supply ...

Page 10

Mechanical and electrical specifications 2 Mechanical and electrical specifications 2.1 Mechanical characteristics Table 3. Mechanical characteristics Symbol Parameter FS Measurement range So Sensitivity Sensitivity change vs TCSO temperature Typical zero-g level offset TyOff (5),(6) accuracy Zero-g level change vs TCOff ...

Page 11

LIS302DL 2.2 Electrical characteristics Table 4. Electrical characteristics Symbol Parameter Vdd Supply voltage Vdd_IO I/O pins supply voltage Idd Supply current Current consumption in IddPdn power-down mode Digital high level input VIH voltage VIL Digital low level input voltage VOH ...

Page 12

Mechanical and electrical specifications 2.3 Communication interface characteristics 2.3.1 SPI - Serial Peripheral Interface Subject to general operating conditions for Vdd and top. Table 5. SPI slave timing values Symbol tc(SPC) fc(SPC) tsu(CS) th(CS) tsu(SI) th(SI) tv(SO) th(SO) tdis(SO) Figure ...

Page 13

LIS302DL 2 2.3 inter IC control interface Subject to general operating conditions for Vdd and top. 2 Table slave timing values Symbol Parameter f SCL clock frequency (SCL) t SCL clock low time w(SCLL) ...

Page 14

Mechanical and electrical specifications 2.4 Absolute maximum ratings Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not ...

Page 15

LIS302DL 2.5 Terminology 2.5.1 Sensitivity Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of ...

Page 16

Functionality 3 Functionality The LIS302DL is a ultracompact, low-power, digital output 3-axis linear accelerometer packaged in a LGA package. The complete device includes a sensing element and an IC interface able to take the information from the sensing element and ...

Page 17

LIS302DL 4 Application hints Figure 5. LIS302DL electrical connection Vdd 10uF 100nF GND The device core is supplied through Vdd line while the I/O pads are supplied through Vdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 µF Al) ...

Page 18

Digital interfaces 5 Digital interfaces The registers embedded inside the LIS302DL may be accessed through both the I SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode. The serial interfaces are ...

Page 19

LIS302DL 2 5.1 operation The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. ...

Page 20

Digital interfaces Table 13. Transfer when master is receiving (reading) one byte of data from slave Master ST SAD + W Slave Table 14. Transfer when master is receiving (reading) Master ST SAD + W Slave Table 15. Multiple bytes ...

Page 21

LIS302DL CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. SPC is the Serial Port Clock and it is ...

Page 22

Digital interfaces bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first). bit 16-... : data DO(...-8). Further data in multiple byte reading. Figure 8. Multiple bytes SPI Read protocol (2 ...

Page 23

LIS302DL Figure 10. Multiple bytes SPI Write protocol (2 bytes example) CS SPC SDI RW MS 5.2.3 SPI Read in 3-wires mode 3-wires mode is entered by setting to 1 bit SIM (SPI Serial Interface Mode selection) in CTRL_REG2. Figure ...

Page 24

Register mapping 6 Register mapping The table given below provides a listing of the 8 bit registers embedded in the device and the related address: Table 16. Register address map Name Reserved (do not modify) Who_Am_I Reserved (do not modify) ...

Page 25

LIS302DL Table 16. Register address map (continued) Name CLICK_timelimit CLICK_latency CLICK_window Registers marked as Reserved must not be changed. The writing to those registers may cause permanent damages to the device. The content of the registers that are loaded at ...

Page 26

Register description 7 Register description The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The registers address, made of 7 bits, is used to identify them and to write the ...

Page 27

LIS302DL Zen bit enables the generation of Data Ready signal for Z-axis measurement channel when set to 1. The default value is 1. Yen bit enables the generation of Data Ready signal for Y-axis measurement channel when set to 1. ...

Page 28

Register description Table 22. High pass filter cut-off frequency configuration. HP_coeff2 7.4 CTRL_REG3 [Interrupt CTRL register] (22h) Table 23. Register IHL PP_OD Table 24. Register description IHL Interrupt active high, low. Default value 0. (0: active ...

Page 29

LIS302DL 7.6 STATUS_REG (27h) Table 26. Register ZXYOR ZOR Table 27. Register description X, Y and Z axis data overrun. Default value: 0 ZYXOR (0: no overrun has occurred; 1: new data has over written the previous one before it ...

Page 30

Register description 7.9 OUT_Z (2Dh) Table 30. Register ZD7 ZD6 Z axis output data. 7.10 FF_WU_CFG_1 (30h) Table 31. Register AOI LIR Table 32. Register desccription And/or combination of Interrupt events. Default value: 0 AOI (0: OR combination of interrupt ...

Page 31

LIS302DL 7.11 FF_WU_SRC_1 (31h) Table 33. Register X IA Table 34. Register description Interrupt active. Default value (0: no interrupt has been generated; 1: one ore more interrupt has been generated) Z high. Default value (0: ...

Page 32

Register description 7.13 FF_WU_DURATION_1 (33h) Table 37. Register D7 D6 Table 38. Register description D7-D0 Duration register for Free-Fall/Wake-Up interrupt 1. Duration step and maximum value depend on the ODR chosen. Step 2.5 msec, from 0 to 637.5 msec if ...

Page 33

LIS302DL 7.15 FF_WU_SRC_2 (35h) Table 41. Register X IA Table 42. Register description IA Interrupt active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupt event has been generated high. Default value: 0 ...

Page 34

Register description Table 46. Register description D7-D0 Duration value. Default value: 0000 0000 Duration register for Free-Fall/Wake-Up interrupt 2. Duration step and maximum value depend on the ODR chosen. Step 2.5 msec, from 0 to 637.5 msec if ODR=400Hz, else ...

Page 35

LIS302DL Table 51. Register description IA Interrupt active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupt event has been generated) Double_Z Double click on Z axis event. Default value: 0 (0: no interrupt; 1: ...

Page 36

Register description 7.23 CLICK_Latency (3Eh) Table 57. Register Lat7 Lat6 From 0 to 255 msec with step of 1 msec. 7.24 CLICK_Window (3Fh) Table 58. Register Win7 Win6 From 0 to 255 msec with step of 1 msec. 36/42 Lat5 ...

Page 37

LIS302DL 8 Typical performance characteristics 8.1 Mechanical characteristics at 25°C Figure 12. X axis 0-g level at 2. −150 −100 −50 0 Zero−g Level Offset [mg] Figure 14. Y axis 0-g level at ...

Page 38

Typical performance characteristics 8.2 Mechanical characteristics derived from measurement in the -40°C to +85°C temperature range Figure 18. X axis 0-g level change vs temperature at 2. −3 −2 −1 0 0−g ...

Page 39

LIS302DL 8.3 Electro-mechanical characteristics at 25°C Figure 24. Current consumption in normal mode at 2. 200 220 240 260 280 300 Current consumption [uA] Figure 25. Current consumption in power 320 340 360 ...

Page 40

Package information 9 Package information In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the ...

Page 41

LIS302DL 10 Revision history Table 59. Document revision history Date 3-Oct-2006 6-Feb-2007 25-Oct-2007 Revision 1 Initial release. Added functions and registers information and typical performance 2 characteristics Added interfaces timing characteristics and global datasheet review 3 to improved readability Revision ...

Page 42

... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...