hcts138ms Intersil Corporation, hcts138ms Datasheet

no-image

hcts138ms

Manufacturer Part Number
hcts138ms
Description
Rad-hard Inverting 3-to-8 Line Decoder/demultiplexer
Manufacturer
Intersil Corporation
Datasheet
Radiation Hardened Inverting
3-to-8 Line Decoder/Demultiplexer
The Intersil HCTS138MS is a Radiation Hardened 3-to-8 line
Decoder/Demultiplexer. The outputs are active in the low
state. Two active low and one active high enables (E1, E2,
E3) are provided. If the device is enabled, the binary inputs
(A0, A1, A2) determine which one of the eight normally high
outputs will go to a low logic level.
The HCTS138MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS138MS is supplied in a 16 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Pinouts
GND
A0
A1
A2
E1
E2
E3
Y7
FLATPACK PACKAGE (FLATPACK)
16 LEAD CERAMIC DUAL-IN-LINE
16 LEAD CERAMIC METAL SEAL
METAL SEAL PACKAGE (SBDIP)
GND
A0
A1
A2
E1
E2
E3
Y7
MIL-STD-1835 CDFP4-F16
MIL-STD-1835 CDIP2-T16
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
TOP VIEW
TOP VIEW
®
1
16
15
14
13
12
11
10
9
Data Sheet
16
15
14
13
12
11
10
9
VCC
Y0
Y1
Y2
Y3
Y4
Y5
Y6
VCC
Y0
Y1
Y2
Y3
Y4
Y5
Y6
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
• Single Event Upset (SEU) Immunity < 2 x 10
• Latch-Up Free Under Any Conditions
• Fanout (Over Temperature Range)
• Military Temperature Range: -55
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
• Input Current Levels Ii ≤ 5µA at VOL, VOH
Ordering Information
PART NUMBER
HCTS138DMSR
HCTS138KMSR
HCTS138HMSR
September 12, 2005
Day (Typ)
- Bus Driver Outputs - 15 LSTTL Loads
- VIL = 0.8V Max
- VIH = VCC/2 Min
All other trademarks mentioned are the property of their respective owners.
|
Copyright Intersil Americas Inc. 1995, 1999, 2005. All Rights Reserved
Intersil (and design) is a registered trademark of Intersil Americas Inc.
-55
-55
RANGE
+125
+125
TEMP
+25
o
o
C to
C to
o
o
o
C
C
C
Intersil Class S
Equivalent
Intersil Class S
Equivalent
Die
SCREENING
LEVEL
o
HCTS138MS
C to +125
16 Lead SBDIP
16 Lead Ceramic
Flatpack
Die
o
C
-9
FN2462.3
PACKAGE
2
/mg
Errors/Bit-

Related parts for hcts138ms

hcts138ms Summary of contents

Page 1

... The HCTS138MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family. The HCTS138MS is supplied lead Ceramic flatpack (K suffix SBDIP Package (D suffix). Pinouts 16 LEAD CERAMIC DUAL-IN-LINE ...

Page 2

... High Level Low Level Don’t Care 2 HCTS138MS TRUTH TABLE ...

Page 3

... Functional Test VIL = 0.8V, (Note 2) NOTES: 1. All voltages reference to device GND. 2. For functional tests VO ≥ 4.0V is recognized as a logic “1”, and VO ≤ 0.5V is recognized as a logic “0”. 3 Specifications HCTS138MS Reliability Information Thermal Resistance SBDIP Package . . . . . . . . . . . . . . . . . . . . Ceramic Flatpack Package . . . . . . . . . . . Maximum Package Power Dissipation at +125 SBDIP Package ...

Page 4

... These parameters are characterized upon initial design release and upon design changes which affect these characteristics. TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL Quiescent Current ICC Output Current (Sink) IOL Output Current (Source) IOH 4 Specifications HCTS138MS GROUP A (NOTES 1, 2) SUBGRO CONDITIONS UPS ...

Page 5

... Group B Subgroup B-5 Subgroup B-6 Group D NOTE: 1. Alternate group A inspection in accordance with method 5005 of MIL-STD-883 may be exercised. 5 Specifications HCTS138MS (NOTES 1, 2) CONDITIONS VCC = 4.5V and 5.5V, VIH = VCC/2, VIL = 0.8V at 200K RAD, IOL = 50µA VCC = 4.5V and 5.5V, VIH = VCC/2, VIL = 0.8V at 200K RAD, IOH = -50µA VCC = 5.5V, VIN = VCC or GND VCC = 4 ...

Page 6

... Each pin except VCC and GND will have a resistor of 680Ω ± 5% for dynamic burn-in OPEN NOTE: Each pin except VCC and GND will have a resistor of 47KΩ ± 5% for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures. 6 Specifications HCTS138MS TABLE 7. TOTAL DOSE IRRADIATION TEST PRE RAD POST RAD Table 4 1/2 VCC = 3V ± ...

Page 7

... Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test. • The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative. 7 HCTS138MS 100% Interim Electrical Test 1 (T1) 100% Delta Calculation (T0-T1) 100% Static Burn-In 2, Condition hrs. min., ...

Page 8

... AC Timing Diagrams VIH INPUT VS VIL TPLH VOH VS OUTPUT VOL TTLH VOH 80% 20% OUTPUT VOL AC VOLTAGE LEVELS PARAMETER HCTS VCC 4.50 VIH 3.00 VS 1.30 VIL 0 GND 0 AC Load Circuit DUT 50pF RL = 500Ω 8 HCTS138MS TPHL TTHL 80% 20% UNITS TEST POINT FN2462.3 September 12, 2005 ...

Page 9

... No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 9 HCTS138MS GLASSIVATION: Type: SiO Thickness: 13k WORST CASE CURRENT DENSITY: <2 BOND PAD SIZE: 100µm x 100µ mils HCTS138MS A1 VCC A0 Y0 (2) (1) (16) (15) (8) (9) (7) ...

Related keywords