w39l512 Winbond Electronics Corp America, w39l512 Datasheet
w39l512
Available stocks
Related parts for w39l512
w39l512 Summary of contents
Page 1
... GENERAL DESCRIPTION The W39L512 is a 512Kbit, 3.3-volt only CMOS flash memory organized as 64K erase capability, the 512Kbits of data are divided into 16 small even pages with 4 Kbytes. The byte- wide ( 8) data appears on DQ7 standard 3.3V power supply. A 12-volt V W39L512 results in fast program/erase operations with extremely low current consumption (compared to other comparable 3 ...
Page 2
... DQ3 DQ2 23 DQ0 22 DQ1 21 DQ0 # # # W39L512 OUTPUT CONTROL BUFFER A0 CORE . DECODER ARRAY . A15 PIN NAME Address Inputs A15 Data Inputs/Outputs DQ7 Chip Enable Output Enable Write Enable Power Supply DD Ground SS No Connections DQ0 ...
Page 3
... Device Bus Operation Read Mode The read operation of the W39L512 is controlled by #CE and #OE, both of which have to be low for the host to obtain data from the outputs. #CE is used for device selection. When #CE is high, the chip is de-selected and only standby power will be consumed. #OE is the output control and is used to gate data from the output pins ...
Page 4
... The manufacturer and device codes may also be read via the command register, for instance, when the W39L512 is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in "Auto-select Codes". Byte 0 ( represents the manufacturer s code (Winbond = DAH) and byte 1 ( device identifier code (W39L512 = 38H) ...
Page 5
... The operation is initiated by writing the auto-select command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of DAH. A read cycle from address XX01H returns the device code (W39L512 = 38H). To terminate the operation necessary to write the auto-select exit command sequence into the register ...
Page 6
... DQ7, Data Polling, is "1" at which time the device returns to the read mode. Data Polling must be performed at an address within any of the pages being erased. Refer to the Erase Command flow Chart using typical command strings and bus operations W39L512 ...
Page 7
... Erase Algorithm, or page erase time-out (see "Command Definitions"). DQ6: Toggle Bit The W39L512 also features the "Toggle Bit" method to indicate to the host system that the embedded algorithms are in progress or completed. During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling) data from the device at any address will result in DQ6 toggling between one and zero ...
Page 8
... TABLE OF OPERATING MODES Device Bus Operations ( 0.5V) ID MODE Read Write Standby Write Inhibit Output Disable Auto select Manufacturers ID Auto select Device ID Auto-select Codes (High Voltage Method 0.5V) ID DESCRIPTION Manufacturer ID: Winbond Device ID: W39L512 #CE #OE # ...
Page 9
... 2AAA 55 5555 80 5555 AA 2AAA 55 5555 80 5555 AA 2AAA 55 5555 90 AA 2AAA 55 5555 F0 F0 DQ0 (Hex W39L512 5TH CYCLE 6TH CYCLE 7TH CYCLE Addr. Data Addr. Data Addr. Data AA 2AAA 55 5555 10 AA 2AAA 2AAA 55 5555 70 FFFF AA 2AAA 55 ...
Page 10
... Embedded Programming Algorithm Increment Address Program Command Sequence (Address/Command): Start Write Program Command Sequence (see below) #Data Polling/ Toggle bit No Last Address ? Yes Programming Completed 5555H/AAH 2AAAH/55H 5555H/A0H Program Address/Program Data - 10 - W39L512 Pause T BP ...
Page 11
... Start Write Erase Command Sequence (see below) #Data Polling or Toggle Bit Successfully Completed Erasure Completed Individual Page Erase Command Sequence (Address/Command): 5555H/AAH 2AAAH/55H 5555H/80H 5555H/AAH 2AAAH/55H Page Address/50H - 11 - W39L512 Pause PEC Publication Release Date: July 9, 2002 Revision A2 ...
Page 12
... Any of the page addresses within Read Byte the page being erased during page (DQ0 - DQ7) erase operation Address = VA =Any of the device addresses being erased during chip operation DQ7 = Data ? Yes Pass Start Read Byte (DQ0 - DQ7) Address = Don't Care Yes DQ6 = Toggle ? No Pass - 12 - W39L512 ...
Page 13
... Load data 55 to address 2AAA Load data 70 to address 5555 Load data XX to address FFFF lcok 8K Boot Block FFFF(XX) to lock Top Boot Block 0000(XX) to lock Bottom Boot Block - 13 - W39L512 Pause 2 mS Exit Publication Release Date: July 9, 2002 Revision A2 ...
Page 14
... Read address = 0001 data = 38 (4) Read address= 02/FFF2 for Bottom/Top data: in DQ1 = "1" or "0" for 8K Boot Block A0 (Hex) ; device code is read for W39L512 Product Identification Exit(6) Load data AA to address 5555 Load data 55 to address 2AAA Load data F0 to ...
Page 15
... DD 2 Other inputs = V -0.3V OUT 2 -0 SYMBOL CONDITIONS OUT OUT - 15 - W39L512 RATING UNIT -2 +70 -65 to +125 -2.0 to +4.6 -2.0 to +13.0 LIMITS MIN. TYP. MAX -0.3 - 0.8 2 +0.5 ...
Page 16
... AC CHARACTERISTICS AC Test Conditions PARAMETER Input Pulse Levels Input Rise/Fall Time Input/Output Timing Level Output Load AC Test Load and Waveform <5 nS 1.5V/1.5V 1 TTL Gate and C +3.3V 1.2K D OUT 30 pF (Including Jig and Scope) 2.1K Input Output 3V 1.5V 1.5V 0V Test Point Test Point - 16 - W39L512 CONDITIONS = ...
Page 17
... T 0 OEH T 100 CP T 100 WP T 100 WPH and (b) low level signal's reference level Publication Release Date: July 9, 2002 - 17 - W39L512 W39L512-90 UNIT MIN. MAX TYP. ...
Page 18
... Toggle Bit Output Delay #CE to Toggle Bit Output Delay SYMBOL T . READ WRITE PU -70 W39L512 SYM. MIN. MAX OEP CEP OET CET - 18 - W39L512 TYPICAL UNIT 100 -90 W39L512 UNIT MIN. MAX ...
Page 19
... Controlled Command Write Cycle Timing Diagram Address A15-0 #CE #OE #WE DQ7 OLZ T CLZ T OH Data Valid OES Data Valid Publication Release Date: July 9, 2002 - 19 - W39L512 T OHZ T CHZ High-Z Data Valid OEH T WPH T DH Revision A2 ...
Page 20
... T #WE SB0 OES High Z Six-byte code for 3.3V-only software chip erase 5555 5555 2AAA 2AAA WPH SB2 SB3 SB1 SB4 - 20 - W39L512 T CPH T OEH T DS Data Valid T DH 5555 Internal Erase starts SB5 ...
Page 21
... Six-byte commands for 3.3V-only Page Erase 5555 5555 2AAA 2AAA WPH SB2 SB3 SB4 SB1 CEP T OEH T OEP W39L512 Internal Erase starts SB5 OES # X X Publication Release Date: July 9, 2002 Revision A2 ...
Page 22
... Timing Waveforms, continued Toggle Bit Timing Diagram Address A15-0 #WE #CE #OE DQ6 T OEH W39L512 T OES ...
Page 23
... Winbond reserves the right to make changes to its products without prior notice. 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure. 12. HOW TO READ THE TOP MARKING Example: The top marking of 32-pin PLCC W39L512P-70 W39L512P-70 2138977A-A12 149OBSA ...
Page 24
... STSOP ( mm £ W39L512 Dimension in Inches Dimension in mm Symbol Min. Nom. Max. Min. Nom. Max. A 0.140 3.56 A 0.020 0. 0.105 0.110 0.115 2.67 2.80 2. 0.026 0.032 0.66 0.81 0.028 0.71 ...
Page 25
... TEL: 1-408-9436666 FAX: 1-408-5441798 Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 - 25 - W39L512 DESCRIPTION Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998 Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No ...