m35b32 STMicroelectronics, m35b32 Datasheet

no-image

m35b32

Manufacturer Part Number
m35b32
Description
32 Kbit, 256-byte Page, Fast Program Eeprom Memory Accessed By Spi Bus Interface
Manufacturer
STMicroelectronics
Datasheet
Features
May 2011
This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.
SPI bus compatible serial interface
32 Kbit of EEPROM divided into two sectors:
– Data sector
– Event sector
Large page size: 256 bytes
Fast programming:
– Event sector: 256 bytes programmed in
– Data sector: 256 bytes written in less than
Low energy EEPROM in either Read, Write,
Program or Erase modes
2.5 V to 5.5 V single supply voltage
Operating temperature range:
– –40°C to +85°C
– –40°C to +125°C
Operating frequency, f
Electronic signature: 20 10 0Ch
Data cycling:
– Data sector: more than 1 Million write
– Event sector: more than 10 000 write
Data retention:
– Data sector: more than 40 years’ data
– Event sector: 1 year
Packages
– ECOPACK
less than 1 ms
5 ms
cycles
cycles
retention
®
32 Kbit, 256-byte page, fast program EEPROM memory
(RoHS compliant)
C
= 20 MHz
Doc ID 18391 Rev 3
accessed by SPI bus interface
TSSOP8 (DW)
150 mil width
169 mil width
UFDFPN8 (MC)
SO8 (MN)
2 x 3 mm
Target specification
M35B32
www.st.com
1/42
1

Related parts for m35b32

m35b32 Summary of contents

Page 1

... ECOPACK (RoHS compliant) ® May 2011 This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice. accessed by SPI bus interface Doc ID 18391 Rev 3 M35B32 Target specification SO8 (MN) 150 mil width TSSOP8 (DW) 169 mil width UFDFPN8 (MC) ...

Page 2

... Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 6 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.1 Write Enable (WREN 6.2 Write Disable (WRDI 6.3 Read Identification (RDID 6.4 Read Status Register (RDSR 6.4.1 6.4.2 6.4.3 6.5 Write Status Register (WRSR 6.6 Read Data Bytes (READ 6.7 Page Write (PW 2/42 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 WEL bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 BPi bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Doc ID 18391 Rev 3 M35B32 ...

Page 3

... M35B32 6.8 Page Program (PP 6.9 ECC (error correction code) and write cycling . . . . . . . . . . . . . . . . . . . . . 26 6.10 Page Erase (PE 6.11 Sector Erase (SE Power-up and power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 7.1 Supply voltage (V 7.1.1 7.1.2 7.1.3 7.1.4 8 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 11 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 12 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 13 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 ) ...

Page 4

... SO8N – 8-lead plastic small outline, 150 mils body width, mechanical data . . . . . . . . . . . 37 Table 13. TSSOP8 – 8-lead thin shrink small outline, package mechanical data Table 14. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead mm, data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 15. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 16. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 4/42 Doc ID 18391 Rev 3 M35B32 ...

Page 5

... M35B32 List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. 8-pin package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3. SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 4. Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 5. Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Figure 6. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 7. Write Enable (WREN) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 8. Write Disable (WRDI) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 9 ...

Page 6

... The M35B32 is a 32-Kbit electrically erasable programmable memory (EEPROM) accessed through the SPI bus. The M35B32 is able to save and store up to 256 bytes within a very short time with the help of the Event sector, this feature being convenient in cases of an unexpected power loss urgent data storage is required ...

Page 7

... M35B32 Figure 2. 8-pin package connections 1. See Package mechanical data Table 1. Signal names Signal name RESET RESET section for package dimensions, and how to identify pin-1. Function Serial Clock Serial Data input ...

Page 8

... If the M35A32 is executing a Write (pr program) cycle), the RESET pin driven active (low) does not stop an on going Program or Write cycle. 8/42 must be held stable and within the specified valid range: CC Table 10). These signals are described below. Doc ID 18391 Rev 3 M35B32 , IH (c) . ...

Page 9

... M35B32 2.6 Write Protect (W) This input signal puts the device in the Hardware Protected mode, when Write Protect (W) is driven low (V ), causing the Event sector to become read-only (by protecting them from IL write, program and erase operations). When Write Protect (W) is driven high (V Kbytes of EEPROM memory can be accessed in Read and Write mode. ...

Page 10

... Standby mode and not transferring data: ● C remains at 0 for (CPOL=0, CPHA=0) ● C remains at 1 for (CPOL=1, CPHA=1) Figure 3. SPI modes supported CPOL CPHA 10/42 MSB Doc ID 18391 Rev 3 Figure 3, is the clock polarity when the MSB M35B32 AI01438B ...

Page 11

... M35B32 Figure 4. Bus master and memory devices on the SPI bus Note: 1 The /W and /RESET inputs are CMOS inputs and have also to be driven high or low if/when the SPI bus master leaves the lines in high impedance. This has to be done with the help of pull up or pull down resistors (depending on the application requirements) ...

Page 12

... Status Register so that the application program can monitor its value, polling it to establish when the previous cycle is complete. 12/42 Figure , see Table 11), that is about 5 times faster than when The write in progress (WIP) bit is provided in the Doc ID 18391 Rev 3 M35B32 5), the Page Program instruction is ...

Page 13

... The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M35B32 features the following data protection mechanisms: ● Power on reset can provide protection against inadvertent changes while the power supply is outside the operating specification. ● ...

Page 14

... The M35B32 decodes addresses from 0000h up to 0FFFh. This makes an address range of 4 Kbytes organized as 16 pages of 256 bytes. The M35B32 can also be seen as two sectors (the Data sector and the Event sector) which boundary is defined by the BPi status register bits. ...

Page 15

... M35B32 Figure 6. Block diagram Reset Address Register High-voltage Control logic I/O shift register and counter 0000h 256 bytes (Page size) Doc ID 18391 Rev 3 Memory organization generator 256 byte data buffer 0FFFh First N pages can be made read-only 00FFh X decoder Status Register ...

Page 16

... Table 2. One-byte instruction Description code 0000 0110 0000 0100 1001 1111 0000 0101 0000 0001 0000 0011 0000 0010 0000 1010 1101 1011 1101 1000 Doc ID 18391 Rev 3 M35B32 Address Dummy Data bytes bytes bytes 06h 0 0 04h 0 0 9Fh ...

Page 17

... M35B32 6.1 Write Enable (WREN) The Write Enable (WREN) instruction The Write Enable Latch (WEL) bit must be set prior to every Page Write (PW), Page Program (PP), Page Erase (PE), and Sector Erase (SE) instruction. The Write Enable (WREN) instruction is entered by driving Chip Select (S) low, sending the instruction code, and then driving Chip Select (S) high ...

Page 18

... Read Identification (RDID) instruction sequence and data-out sequence High Impedance Q 18/42 Figure 9. Memory type 10h Instruction Manufacturer Identification MSB Doc ID 18391 Rev 3 Device Identification Memory capacity 0Ch Device Identification MSB M35B32 AI06809 ...

Page 19

... Event sector (see table4). Table 4. Value of the WEL bit after decoding a Page Write, Page Program, Page Erase or Sector Erase instruction Targeted M35B32 sector Data sector: (16-N) pages Event sector: N pages defined with BPi bits and (0 < N < 15): Page = 256 bytes. ...

Page 20

... Figure 10. Read Status Register (RDSR) instruction sequence and data-out sequence High Impedance Q 20/ Instruction Status Register Out MSB Doc ID 18391 Rev Status Register Out MSB M35B32 AI02031E ...

Page 21

... M35B32 6.5 Write Status Register (WRSR) The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL) ...

Page 22

... Address bits A15 to A12 are Don’t Care. 22/42 Figure Instruction 16-Bit Address MSB Doc ID 18391 Rev Data Out MSB M35B32 Data Out 2 7 AI01793D ...

Page 23

... M35B32 6.7 Page Write (PW) As shown in Figure low. The bits of the instruction byte, address bytes, and at least one data byte are then shifted in, on Serial Data Input (D). The instruction is terminated by driving Chip Select (S) high at a byte boundary of the input data. In the case of eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte ...

Page 24

... Q 1. Address bits A15 to A12 are Don’t Care 256 24/ Instruction 16-Bit Address High Impedance Doc ID 18391 Rev Data Byte M35B32 31 0 AI15474 ...

Page 25

... Erase+ Program consequence, the Page Program instruction has to be used only when pointing to locations which were previously erased. In addition, as the M35B32 offers the ECC feature (see before programming data with the Page Program instruction, that the addressed bytes are inside an erased area defined as a multiple of four bytes ...

Page 26

... ECC (error correction code) and write cycling The M35B32 devices offer an ECC (error correction code) logic which compares each 4- byte word with its associated 6 EEPROM bits of ECC result single bit out of 4 bytes of data happens to be erroneous during a read operation, the ECC detects it and replaces it with the correct value ...

Page 27

... M35B32 6.10 Page Erase (PE) The Page Erase (PE) instruction is mostly dedicated to the Event sector, as this sector must be erased before executing a Page Program instruction (fast programming time). The Page Erase instruction resets to 1 (FFh) all bits inside the chosen page. Before it can be accepted, a Write Enable (WREN) instruction must have been executed previously. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL) ...

Page 28

... Instructions 6.11 Sector Erase (SE) The M35B32 offers two sectors: the Data sector and the Event sector. The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector: ● when the transmitted address is inside the Event sector, the data in the Event sector are erased if the W pin is driven high ● ...

Page 29

... M35B32 7 Power-up and power-down 7.1 Supply voltage (V 7.1.1 Operating supply voltage V Prior to selecting the memory and issuing instructions to it, a valid and stable V within the specified [V secure a stable DC supply voltage recommended to decouple the V suitable capacitor (usually of the order 100 nF) close to the V pins ...

Page 30

... Standby Power mode (that is, there should be no internal Write cycle in progress extra protection, the Reset (RESET) signal can be driven low for the whole duration of the power-up and power-down phases. 30/ soon Doc ID 18391 Rev 3 M35B32 drops from the normal ) and CC ...

Page 31

... M35B32 8 Initial delivery state The device is delivered with the memory array with all bits set to 1. The BPi bits of the Status Register are programmed with (BP3,BP2,BP1,BP0 0). 9 Maximum rating Stressing the device outside the ratings listed in the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied ...

Page 32

... Test condition V OUT =25°C. A Doc ID 18391 Rev 3 Min. Max. 2.5 5.5 –40 85 Min. Max. 2.5 5.5 –40 125 Min. Max 0. 0. Input and Output 0.7V CC 0.3V CC AI00825B Min. Max M35B32 Unit V °C Unit V °C Unit Unit pF pF ...

Page 33

... M35B32 Table 10. DC characteristics Symbol Parameter I Input leakage current LI I Output leakage current LO Standby current I (Standby and Reset CC1 modes) I Operating current (Read) CC3 Operating current (Write I CC4 or Program) V Input low voltage IL V Input high voltage IH V Output low voltage OL V Output high voltage OH 1 ...

Page 34

... ns CLQV SU M35B32 Unit 20 MHz µs 2 µ µs 3 µ ...

Page 35

... M35B32 Figure 18. Serial input timing S tCHSL C tDVCH D High Impedance Q Figure 19. Write Protect setup and hold timing W tWHSL High Impedance Q tSLCH tCHSH tCHDX tCLCH MSB IN Doc ID 18391 Rev 3 DC and AC parameters tSHSL tSHCH tCHCL LSB IN AI01447C tSHWL AI07439 35/42 ...

Page 36

... DC and AC parameters Figure 20. Output timing S C tCLQV tCLQX tCLQX Q ADDR.LSB IN D Figure 21. Reset AC waveforms S Reset 36/42 tCH tCLQV tQLQH tQHQL tSHRH tRHSL tRLRH Doc ID 18391 Rev 3 M35B32 tCL tSHQZ LSB OUT AI01449e AI06808 ...

Page 37

... M35B32 11 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 22. SO8N – 8-lead plastic small outline, 150 mils body width, package outline 1 ...

Page 38

... Typ Min Max 1.2 0.05 0.15 1 0.8 1.05 0.19 0.3 0.09 0.2 0.1 3 2.9 3.1 0. 6.4 6.2 6.6 4.4 4.3 4.5 0.6 0.45 0.75 1 0° 8° 8 Doc ID 18391 Rev 3 M35B32 TSSOP8AM (1) inches Typ Min Max 0.0472 0.002 0.0059 0.0394 0.0315 0.0413 0.0075 0.0118 0.0035 0.0079 0.0039 0.1181 0.1142 0.122 0.0256 - - 0.252 0.2441 0.2598 0.1732 0.1693 0.1772 0.0236 ...

Page 39

... M35B32 Figure 24. Ultra thin Fine pitch Dual Flat Package No lead (UFDFPN8), 2 × 3mm package outline 1. Drawing is not to scale. 1. The central pad (E2 × D2 area in the above illustration) is internally pulled connected to any other voltage or signal line on the PCB, for example during the soldering process. ...

Page 40

... The high reliability certified flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy. 2. Used only for device grade 3. For a list of available options (speed, package, etc.), please contact your nearest ST sales office. 40/42 M35B32 (1) automotive temperature range ® (RoHS compliant) Doc ID 18391 Rev 3 M35B32 – ...

Page 41

... M35B32 13 Revision history Table 16. Document revision history Date Version 15-Mar-2011 04-Apr-2011 24-May-2011 1 Initial release. Updated: 2 – Section : Typical application – Note b on page 6 3 Status of document changed from Internal to Public. Doc ID 18391 Rev 3 Revision history Changes 41/42 ...

Page 42

... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 42/42 Please Read Carefully: © 2011 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com Doc ID 18391 Rev 3 M35B32 ...

Related keywords