SST25VF040B_11 MICROCHIP [Microchip Technology], SST25VF040B_11 Datasheet
SST25VF040B_11
Related parts for SST25VF040B_11
SST25VF040B_11 Summary of contents
Page 1
A Microchip Technology Company SST's 25 series Serial Flash family features a four-wire, SPI-compatible inter- face that allows for a low pin-count package which occupies less board space and ultimately lowers total system costs. The SST25VF040B devices are enhanced with ...
Page 2
A Microchip Technology Company Product Description The 25 series Serial Flash family features a four-wire, SPI-compatible interface that allows for a low pin-count package which occupies less board space and ultimately lowers total system costs. The SST25VF040B devices are enhanced ...
Page 3
A Microchip Technology Company Block Diagram Figure 1: Functional Block Diagram ©2011 Silicon Storage Technology, Inc Decoder Address Buffers and Latches Control Logic Serial Interface CE# SCK Mbit SPI Serial Flash SST25VF040B Data Sheet ...
Page 4
A Microchip Technology Company Pin Description CE Figure 2: Pin Assignments Table 1: Pin Description Symbol Pin Name SCK Serial Clock SI Serial Data Input SO Serial Data Output To transfer data serially out of the ...
Page 5
A Microchip Technology Company Memory Organization The SST25VF040B SuperFlash memory array is organized in uniform 4 KByte erasable sectors with 32 KByte overlay blocks and 64 KByte overlay erasable blocks. Device Operation The SST25VF040B is accessed through the SPI (Serial ...
Page 6
A Microchip Technology Company SCK HOLD# Figure 4: Hold Condition Waveform Write Protection SST25VF040B provides software Write protection. The Write Protect pin (WP#) enables or disables the lock-down function of the status register. The Block-Protection bits (BP3, BP2, BP1, BP0, ...
Page 7
A Microchip Technology Company Status Register The software status register provides status on whether the flash memory array is available for any Read or Write operation, whether the device is Write enabled, and the state of the Memory Write pro- ...
Page 8
A Microchip Technology Company Auto Address Increment (AAI) The Auto Address Increment Programming-Status bit provides status on whether the device is in AAI programming mode or Byte-Program mode. The default at power up is Byte-Program mode. Block Protection (BP3,BP2, BP1, ...
Page 9
A Microchip Technology Company Instructions Instructions are used to read, write (Erase and Program), and configure the SST25VF040B. The instruction bus cycles are 8 bits each for commands (Op Code), data, and addresses. Prior to execut- ing any Byte-Program, Auto ...
Page 10
A Microchip Technology Company 6. To continue programming to the next sequential address location, enter the 8-bit command, ADH, followed by 2 bytes of data to be programmed. Data Byte 0 will be programmed into the initial address [A programmed ...
Page 11
A Microchip Technology Company High-Speed-Read (50/80 MHz) The High-Speed-Read instruction supporting MHz (for SST25VF040B-50-xx-xxF MHz (for SST25VF040B-80-xx-xxE) Read is initiated by executing an 8-bit command, 0BH, followed by address bits [A Speed-Read cycle. See Figure ...
Page 12
A Microchip Technology Company Auto Address Increment (AAI) Word-Program The AAI program instruction allows multiple bytes of data to be programmed without re-issuing the next sequential address location. This feature decreases total programming time when multiple bytes or entire memory ...
Page 13
A Microchip Technology Company Figure 8: Enable SO as Hardware RY/BY# During AAI Programming Figure 9: Disable SO as Hardware RY/BY# During AAI Programming ©2011 Silicon Storage Technology, Inc. 4 Mbit SPI Serial Flash CE# MODE ...
Page 14
A Microchip Technology Company CE# MODE 3 SCK MODE Note: 1. Valid commands during AAI programming: AAI command or WRDI command 2. User must configure the SO pin to output Flash Busy status during AAI programming Figure ...
Page 15
A Microchip Technology Company 4-KByte Sector-Erase The Sector-Erase instruction clears all bits in the selected 4 KByte sector to FFH. A Sector-Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write- Enable ...
Page 16
A Microchip Technology Company 32-KByte and 64-KByte Block-Erase The 32-KByte Block-Erase instruction clears all bits in the selected 32 KByte block to FFH. A Block- Erase instruction applied to a protected memory area will be ignored. The 64-KByte Block-Erase instruc- ...
Page 17
A Microchip Technology Company Chip-Erase The Chip-Erase instruction clears all bits in the device to FFH. A Chip-Erase instruction will be ignored if any of the memory area is protected. Prior to any Write operation, the Write-Enable (WREN) instruction must ...
Page 18
A Microchip Technology Company Write-Enable (WREN) The Write-Enable (WREN) instruction sets the Write-Enable-Latch bit in the Status Register to 1 allow- ing Write operations to occur. The WREN instruction must be executed prior to any Write (Program/ Erase) operation. The ...
Page 19
A Microchip Technology Company Enable-Write-Status-Register (EWSR) The Enable-Write-Status-Register (EWSR) instruction arms the Write-Status-Register (WRSR) instruction and opens the status register for alteration. The Write-Status-Register instruction must be executed immediately after the execution of the Enable-Write-Status-Register instruction. This two- step instruction ...
Page 20
A Microchip Technology Company JEDEC Read-ID The JEDEC Read-ID instruction identifies the device as SST25VF040B and the manufacturer as SST. The device information can be read from executing the 8-bit command, 9FH. Following the JEDEC Read-ID instruction, the 8-bit manufacturer’s ...
Page 21
A Microchip Technology Company Read-ID (RDID) The Read-ID instruction (RDID) identifies the devices as SST25VF040B and manufacturer as SST. This command is backward compatible to all SST25xFxxxA devices and should be used as default device identification when multiple versions of ...
Page 22
A Microchip Technology Company Electrical Specifications Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device ...
Page 23
A Microchip Technology Company Table 11:DC Operating Characteristics (25VF040B-80-xx-xxxE) Symbol Parameter I Read Current DDR I Read Current DDR3 I Program and Erase Current DDW I Standby Current SB I Input Leakage Current LI I Output Leakage Current LO V ...
Page 24
A Microchip Technology Company Table 15:AC Operating Characteristics (25VF040B-50-xx-xxxF) Symbol 1 F Serial Clock Frequency CLK T Serial Clock High Time SCKH T Serial Clock Low Time SCKL 2 T Serial Clock Rise Time (Slew Rate) SCKR T Serial Clock ...
Page 25
A Microchip Technology Company Table 16:AC Operating Characteristics (25VF040B-80-xx-xxxE) Symbol 1 F Serial Clock Frequency CLK T Serial Clock High Time SCKH T Serial Clock Low Time SCKL 2 T Serial Clock Rise Time (Slew Rate) SCKR T Serial Clock ...
Page 26
A Microchip Technology Company CE# T CHH SCK SI SO Figure 22:Serial Input Timing Diagram CE# SCK SO SI Figure 23:Serial Output Timing Diagram CE# SCK SO SI HOLD# Figure 24:Hold Timing Diagram ©2011 Silicon Storage Technology, Inc. T CES ...
Page 27
A Microchip Technology Company Power-Up Specifications All functionalities and DC specifications are specified for (0v - 3.0V in less than 300 ms). See Table 17 and Figure 25 for more information. Table 17:Recommended System Power-up Timings Symbol ...
Page 28
A Microchip Technology Company V IHT V ILT AC test inputs are driven at V ment reference points for inputs and outputs are V ↔ times (10% Figure 26:AC Input/Output Reference Waveforms Figure 27:A Test Load Example ©2011 Silicon Storage ...
Page 29
A Microchip Technology Company Product Ordering Information SST Valid combinations for SST25VF040B SST25VF040B-50-4C-S2AF SST25VF040B-50-4I-S2AF SST25VF040B-80-4I-S2AE Note:Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm ...
Page 30
A Microchip Technology Company Packaging Diagrams Pin #1 Identifier 5.40 5.15 Note: 1. All linear dimensions are in millimeters (max/min). 2. Coplanarity: 0 Maximum allowable mold flash is 0. the package ends and 0.25 mm between ...
Page 31
A Microchip Technology Company Pin #1 Identifier 5.0 4.8 Note: 1. Complies with JEDEC publication 95 MS-012 AA dimensions, although some dimensions may be more stringent. 2. All linear dimensions are in millimeters (max/min). 3. Coplanarity: 0 Maximum ...
Page 32
A Microchip Technology Company Pin #1 Corner Note: 1. All linear dimensions are in millimeters (max/min). 2. Untoleranced dimensions (shown with box surround) are nominal target dimensions. 3. The external paddle is electrically connected to the die back-side and possibly ...
Page 33
A Microchip Technology Company Table 18:Revision History Number 00 • Initial release of data sheet 01 • Migrated document to a Data Sheet • Updated Surface Mount Solder Reflow Temperature information 02 • Added 8-Lead SOIC (150 mils) package drawing. ...