lc72131m

Manufacturer Part Numberlc72131m
DescriptionAm/fm Pll Frequency Synthesizer
ManufacturerSanyo Semiconductor Corporation
lc72131m datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
Page 1/23

Download datasheet (406Kb)Embed
Next
Ordering number : EN4921B
Overview
The LC72131 and LC72131M are PLL frequency
synthesizers for use in tuners in radio/cassette players.
They allow high-performance AM/FM tuners to be
implemented easily.
Applications
PLL frequency synthesizer
Functions
• High speed programmable dividers
— FMIN: 10 to 160 MHz ..........pulse swallower
(built-in divide-by-two prescaler)
— AMIN: 2 to 40 MHz ..............pulse swallower
0.5 to 10 MHz ...........direct division
• IF counter
— IFIN:
0.4 to 12 MHz ...........AM/FM IF counter
• Reference frequencies
— Twelve selectable frequencies
(4.5 or 7.2 MHz crystal)
1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50 and 100 kHz
• Phase comparator
— Dead zone control
— Unlock detection circuit
— Deadlock clear circuit
• Built-in MOS transistor for forming an active low-pass
filter
• I/O ports
— Dedicated output ports: 4
— Input or output ports: 2
— Support clock time base output
• Serial data I/O
— Support CCB format communication with the
system controller.
• Operating ranges
— Supply voltage........................4.5 to 5.5 V
— Operating temperature............–40 to +85°C
• Packages
— DIP22S/MFP20
• CCB is a trademark of SANYO ELECTRIC CO., LTD.
• CCB is SANYO’s original bus format and all the bus
addresses are controlled by SANYO.
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
LC72131, 72131M
AM/FM PLL Frequency Synthesizer
Package Dimensions
unit: mm
3059-DIP22S
[LC72131]
unit: mm
3036B-MFP20
[LC72131M]
62096HA (OT)/O3195HA (OT)/92294TH (OT) No. 4921-1/23
CMOS LSI
SANYO: DIP22S
SANYO: MFP20

lc72131m Summary of contents

  • Page 1

    ... Ordering number : EN4921B Overview The LC72131 and LC72131M are PLL frequency synthesizers for use in tuners in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily. Applications PLL frequency synthesizer Functions • High speed programmable dividers — FMIN 160 MHz ..........pulse swallower (built-in divide-by-two prescaler) — ...

  • Page 2

    Pin Assignments LC72131, 72131M No. 4921-2/23 ...

  • Page 3

    Block Diagram LC72131, 72131M No. 4921-3/23 ...

  • Page 4

    ... BO1 to BO4, IO1, IO2, AOUT max BO1 max AOUT max BO2 to BO4, IO1, IO2 O LC72131: DIP22S Ta ≤ 85°C Pd max LC72131M: MFP20 Topr Tstg = Pins Conditions V DD CE, CL, DI IO1, IO2 CE, CL, DI, IO1, IO2 DO BO1 to BO4, IO1, IO2, AOUT XIN V ...

  • Page 5

    Electrical Characteristics for the Allowable Operating Ranges –40 to +85°C, V Parameter Symbol Rf1 Rf2 Built-in feedback resistance Rf3 Rf4 Rpd1 Built-in pull-down resistor Rpd2 Hysteresis V HIS Output high level voltage ...

  • Page 6

    Pin Functions Pin No. Symbol (MFP pin Nos. are Type in parentheses.) XIN 1 (1) Xtal OSC XOUT 22 (20) Local oscillator FMIN 16 (14) signal input Local oscillator AMIN 15 (13) signal input CE 3 (2) Chip enable CL ...

  • Page 7

    Continued from preceding page. Pin No. Symbol (MFP pin Nos. are Type in parentheses (19) Ground SS BO1 7 (6) BO2 8 (7) Output port BO3 9 (8) BO4 10 (9) IO1 11 (10) I/O port IO2 13 ...

  • Page 8

    Serial Data I/O Methods The LC72131 inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB. I/O mode B0 1 IN1 (82 IN2 (92) ...

  • Page 9

    DI Control Data (Serial Data Input) Structure • IN1 Mode • IN2 Mode LC72131, 72131M No. 4921-9/23 ...

  • Page 10

    DI Control Data Functions No. Control block/data Programmable divider data • Data that sets the divisor of the programmable divider P15 A binary value in which P15 is the MSB. The LSB changes depending on DVS and ...

  • Page 11

    Continued from preceding page. No. Control block/data DO pin control data • Data that determines the DO pin output DOC0, DOC1, DOC2 DOC2 The open state is selected after the power-on reset. ...

  • Page 12

    Continued from preceding page. No. Control block/data IF counter control data • This data must be set 1 in normal mode. IFS Though if this value is set to zero, the system enters input sensitivity degradation mode, (11) and the ...

  • Page 13

    Serial Data Input (IN1/IN2 Serial Data Output (OUT Note: Since the DO pin is an n-channel open-drain pin, the time for the data to change (t resistor and printed ...

  • Page 14

    Serial Data Timing Parameter Symbol Data setup time t SU Data hold time t HD Clock low-level time t CL Clock high-level time wait time setup time hold time t ...

  • Page 15

    Programmable Divider Structure DVS SNS Input pin FMIN AMIN AMIN Note: * Don’t care. 1. Programmable Divider Calculation Examples • FM, 50 kHz steps (DVS = 1, SNS = *, FMIN ...

  • Page 16

    IF Counter Structure The LC72131 IF counter is a 20-bit binary counter. The result, i.e., the counter’s msb, can be read serially from the DO pin. Measurement time GT1 GT0 Measurement period (GT) (ms ...

  • Page 17

    IF Counter Operation Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data ...

  • Page 18

    Unlock Detection Timing 1. Unlock Detection Determination Timing Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing ...

  • Page 19

    Unlock Detection Software 3. Unlocked State Data Output Using Serial Data Output In the LC72131, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. ...

  • Page 20

    Clock Time Base Usage Notes The pull-up resistor used on the clock time base output pin (BO1) should be at least 100 kΩ. This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the ...

  • Page 21

    Dead Zone The phase comparator compares reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference ø (line ...

  • Page 22

    Pin States After the Power ON Reset Application System Example (Package: MFP20) LC72131, 72131M No. 4921-22/23 ...

  • Page 23

    No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property ...