lc7219m Sanyo Semiconductor Corporation, lc7219m Datasheet - Page 6

• Manufacturer Part Number: lc7219m
• Description: Pll Frequency Synthesizers
• Manufacturer: Sanyo Semiconductor Corporation

Serial Data Output
The LC7219 and LC7219M both have an internal 28-bit shift register that comprise two bits representing the state of
IN0 and IN1 (I
UL3) as shown in table 3.
The shift register contents are clocked out on DO when the serial data output mode is selected as shown in figure 3.
The internal circuit of outputs DO and OUT0 to OUT6 are shown in figure 4.
Table 3. Shift register data
Serial Data Output Timing
The timing for the serial data output is shown in figure 5. Bits A
I
clock cycles to allow all data to be output.
In serial data output mode, DO is forced HIGH when CE goes LOW as shown in figure 5. DO goes LOW when the
status of IN0 changes. In frequency or period measurement modes, DO goes LOW when frequency or period measure-
ment is completed.
Note
t
1
0
is output on DO, and each subsequent data bit is output on the falling edge of CL. CE should be held HIGH for 27
1.5 s, t
2
5
5
B
, 1
, 3
o t
o t
s t i
2
4
2
2
4
8
2
0 s, t
0
and I
U
C 0
L
3
N
3
I 0 I , 1
o t
a
o t
1.5 s, t
m
1
C
U
e
, respectively), a 20-bit general-purpose counter address (C
1
L
9
0
5
n I
I 0
n I
G
B
P
B
g
U
U
U
U
<1.5 s
v i
s t i
L
s t i
L
L
L
L
e
p
v
s i
L
e
0
1
2
3
a
n
t u
n
d i l
r e
C 0
U
u
h t
s i
s i
s i
s i
p
n
L
b
l a
e
o
o l
s
s
s
s
0
t i
o t
p -
t r
t e
t e
t e
t e
s
k c
o t
a
a t
u
d
s
C
w
w
w
w
p r
a
e t
U
s
1
s
h
h
h
h
a t
a t
o
9
L
h
e
e
e
e
f o
Figure 4. Output driver internal circuits
s
3
o
u t
n
n
n
n
a
e
w
e r
a
N I
s
c
n
Figure 3. Shift register data format
e r
b
E
E
E
E
o
, 0
h t
b
s t i
u
R
R
R
R
h t
e
t n
e
a
R
R
R
R
o l
e
n
r e
a l
O
O
O
O
w
d
a l
Figure 5. Output timing
c t
LC7219, 7219M
R
R
R
R
v
f
I 1
c t
h
r o
a
,
e
h
u l
h t
d
e
1
2
3
0
a
e
d
1 .
2 .
3 .
5 .
e
v
7
a
d
2 .
µ
µ
µ
5
s
u l
a
s
s
s
µ
a t
M
a t
s
e
e t
H
f o
f
z
o r
f o
h t
r c
m
N I
e
s y
h t
. 1
2
a t
e
0
, l
b -
0
u
h t
n
t i
to A
o l
e
c
k c
o
b
u
t i
D
n
d
3
e
s i
e t
e
c s
e t
are the mode select bits. When CE goes HIGH,
. r
s
e
i r
t c
C
t p
. t
r o
1
o i
9
i c
n
s i
c r
h t
u
. t i
e
0
m
W
to C
s
h
. b
e
n
h t
19
e
) and unlock flags (UL0 to
p
h
a
s
e
e
r r
r o
e
c x
e
e
d
s
h t
No.3661–6/12
e
v
a
u l
e
f
r o
a