lc7940yc Sanyo Semiconductor Corporation, lc7940yc Datasheet
lc7940yc
Related parts for lc7940yc
lc7940yc Summary of contents
Page 1
... Ordering number: EN 6157 Overview The LC7940YC and LC7941YC are segment driver ICs for driving large, dot matrix LCD displays. They read 4 – bit parallel or serial input, display data from a controller into an 80 bit latch, and then generate LCD drive signals – ...
Page 2
... HIGH–level input current I IH LOW–level input current I IL CDO HIGH–level output voltage V OH CDO LOW–levef output voltage O80 driver ON resistance R ON LC7940YC, LC7941YC Symbol Ratings T –20 to +85 opr T –40 to +125 stg 85° – SS Ratings ...
Page 3
... Switching Characteristics ± 2°C,V Parameter Symbol CDO output delay time t D Switching Characteristics Waveform SET UP SDI DI1 (1) LOAD CDO LC7940YC, LC7941YC Ratings Conditions min typ CDI = – – – 3.3 MHz output load ; V ...
Page 4
... O70 O69 O68 O67 O66 O65 O64 O63 O62 O61 O60 O59 O58 O57 O56 O55 O54 O53 O52 O51 LC7940YC, LC7941YC O80 O79 O78 O77 O76 O75 O74 O73 O72 O71 O70 O69 O68 O67 LC7940YC O66 O65 O64 O63 ...
Page 5
... LC7940YC, LC7941YC LC7940YC Pad Location chip size : 4.830 mm x 3.550 mm Pin_No. Name -1600 2240 2 O2 -1600 2072 3 O3 -1600 1906 4 O4 -1600 1742 5 O5 -1600 1580 6 O6 -1600 1420 7 O7 -1600 1262 8 O8 -1600 1106 9 O9 -1600 952 10 O10 -1600 ...
Page 6
... LC7940YC, LC7941YC LC7941C Pad Location chip size : 4.830 mm x 3.550 mm Pin No. Name X 1 O80 -1600 2240 2 O79 -1600 2072 3 O78 -1600 1906 4 O77 -1600 1742 5 O76 -1600 1580 6 O75 -1600 1420 7 O74 -1600 1262 8 O73 -1600 1106 9 O72 -1600 952 10 O71 ...
Page 7
... V 4 l00 CDI 98 83 LOAD 97 84 SDI 96 85 DI3 95 86 DI2 94 87 D11 LC7940YC, LC7941YC 079 080 V DD (80 bits DISP OFF Address Decoder CLK Address Counter (7 bits) Chip Disable & CDO Latch Control I/O Function V – the logic supply. ...
Page 8
... LC7940YC, LC7941YC Pin No. Symbol I/O LC7940YC LC7941YC P CDO O80 DISPOFF – 90 100 NC Function I LCD panel drive voltage output alternation control signal. I Data input mode select. 4–bit parallel input when HIGH, and serial input when LOW Cascade connection pin for extension segment drivers ...
Page 9
... Application Notes LCD Panel 159 160 161 162 319 320 321 322 479 480 481 482 639 640 LC7940YC, LC7941YC 641 642 799 800 801 802 959 960 961 962 1119 1120 1121 1122 1279 1280 No. 6157—9/13 ...
Page 10
... LCD Panel 2 LC7940YC, LC7941YC No. 6157—10/13 ...
Page 11
... The LC7942YC chips are cascaded by connecting DIO64 on chip I to DIO1 on chip 2. For a 100 register, O37 to O64 on chip 2 are left open. 2. The LC7940YC (or LC7941YC) chips are cascaded by connecting CDO on chip I to CDI on chip 2, and CDO on chip 2 to CDI on chip 3. CDI on chip I is tied to GND, and CDO on chip 3 is not used. This confi ...
Page 12
... M #1 DIO1 LOAD 01 1,1 2,1 1,2 2 1,80 2,80 080 01 1,81 2,81 #2 1,160 2,160 080 01 1,161 2,161 #3 080 1,240 2,240 LC7940YC, LC7941YC 1,80 1,81 --- 1,160 1,161 --- Chip 2 data read Chip 3 data read 1,240 2,1 --- 2,240 3,1 --- 2nd line data read --- 98,1 99,1 100,1 1,1 --- 99,1 --- 98,2 99,2 100,2 1,2 --- 99,2 ...
Page 13
... If this timing data is sent, data elements (m, 229), (m, 230), (m+1, 229), (m+1. 230)... will not appear in the output (O69 and O70 on chip 3). This is because the LC7940YC (or LC7941YC) converts serial/parallel data LOAD SDI m,1 m,2 In this case, (m, 231) is output on O71 on chip 3, and (m, 232) on O72 on chip 3. However, these outputs are not connected to the panel and are, therefore, invalid. Specifi ...