hy5du561622ftp Hynix Semiconductor, hy5du561622ftp Datasheet
hy5du561622ftp
Available stocks
Related parts for hy5du561622ftp
hy5du561622ftp Summary of contents
Page 1
... DDR SDRAM HY5DU56822F(L)TP HY5DU561622F(L)TP This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.0 /Nov. 2007 1 ...
Page 2
Revision History Revision No. 1.0 First Version Release Rev. 1.0 /Nov. 2007 History HY5DU56822F(L)TP HY5DU561622F(L)TP Draft Date Remark Nov. 2007 2 ...
Page 3
DESCRIPTION The HY5DU56822F(L)TP and HY5DU561622F(L)TP are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. This Hynix 256Mb DDR SDRAMs offer fully synchronous operations referenced to ...
Page 4
PIN CONFIGURATION x8 VDD DQ0 VDDQ NC DQ1 VSSQ NC DQ2 VDDQ NC DQ3 VSSQ NC NC VDDQ NC NC VDD NC NC /WE /CAS /RAS /CS NC BA0 BA1 A10/ VDD ROW AND COLUMN ADDRESS ...
Page 5
PIN DESCRIPTION PIN TYPE CK, /CK Input CKE Input /CS Input BA0, BA1 Input A0 ~ A12 Input /RAS, /CAS, /WE Input DM Input (LDM,UDM) DQS I/O (LDQS,UDQS Supply Supply DDQ SSQ ...
Page 6
FUNCTIONAL BLOCK DIAGRAM (32Mx8) 4Banks x 8Mbit x 8 I/O Double Data Rate Synchronous DRAM CLK /CLK CKE Command /CS Decoder /RAS /CAS /WE ADD Address Buffer BA Rev. 1.0 /Nov. 2007 Write Data Register 2-bit Prefetch Unit 16 Bank ...
Page 7
FUNCTIONAL BLOCK DIAGRAM (16Mx16) 4Banks x 4Mbit x 16 I/O Double Data Rate Synchronous DRAM CLK /CLK CKE Command /CS Decoder /RAS /CAS /WE ADD Address Buffer BA Rev. 1.0 /Nov. 2007 Write Data Register 2-bit Prefetch Unit 32 Bank ...
Page 8
SIMPLIFIED COMMAND TRUTH TABLE Command CKEn-1 1,2 H Extended Mode Register Set 1,2 H Mode Register Set 1 Device Deselect Operation 1 H Bank Active 1 Read H 1,3 Read with Autoprecharge 1 Write H 1,4 Write ...
Page 9
WRITE MASK TRUTH TABLE Function CKEn Data Write 1 H Data-In Mask Note: 1. Write Mask command masks burst write data with reference to LDQS/UDQS(Data Strobes) and it is not related with read data. In case of x16 ...
Page 10
SIMPLIFIED STATE DIAGRAM lie ...
Page 11
POWER-UP SEQUENCE AND DEVICE INITIALIZATION DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally ...
Page 12
Power-Up Sequence VDD VDDQ tVTD VTT VREF /CLK CLK tIS tIH LVCMOS Low Level CKE CMD NOP DM ADDR A10 BA0, BA1 DQS DQ'S T=200usec Power UP Precharge All VDD and CK stable Rev. 1.0 /Nov. 2007 PRE EMRS MRS ...
Page 13
MODE REGISTER SET (MRS) The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is ...
Page 14
BURST DEFINITION Burst Length Starting Address (A2,A1,A0) XX0 2 XX1 X00 X01 4 X10 X11 000 001 010 011 8 100 101 110 111 BURST LENGTH & TYPE Read and write accesses to the DDR SDRAM are burst oriented, with ...
Page 15
CAS LATENCY The Read latency or CAS latency is the delay in clock cycles between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks ...
Page 16
EXTENDED MODE REGISTER SET (EMRS) The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional func- tions include DLL enable/disable, output driver strength selection(optional). These functions are controlled via the bits shown below. The Extended ...
Page 17
ABSOLUTE MAXIMUM RATINGS Parameter Operating Temperature (Ambient) Storage Temperature Voltage on V relative Voltage on V relative to V DDQ SS Voltage on inputs relative Voltage on I/O pins relative ...
Page 18
IDD SPECIFICATION AND CONDITIONS Test Conditions Operating Current: One bank; Active - Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle Operating Current: One bank; Active - Read ...
Page 19
IDD Specification 32Mx8 Parameter Operating Current Operating Current Precharge Power Down Standby Current Idle Standby Current Active Power Down Standby Current Active Standby Current Operating Current Operating Current Auto Refresh Current Normal Self Refresh Current Low Power Operating Current - ...
Page 20
AC OPERATING CONDITIONS Parameter Input High (Logic 1) Voltage, DQ, DQS and DM signals Input Low (Logic 0) Voltage, DQ, DQS and DM signals Input Differential Voltage, CK and /CK inputs Input Crossing Point Voltage, CK and /CK inputs Note: ...
Page 21
AC CHARACTERISTICS (note operating conditions unless otherwise noted) DDR500 Parameter Symbol Min Row Cycle Time tRC 50 Auto Refresh Row Cycle tRFC 70 Time Row Active Time tRAS 35 Active to Read with tRCD or ...
Page 22
Parameter Symbol Data-out high-impedance window tHZ 10 from CK,/CK Data-out low-impedance window tLZ 10 from CK, /CK Input Setup Time (fast slew tIS 14,16-18 rate) Input Hold Time (fast slew tIH 14,16-18 rate) Input Setup Time (slow slew tIS 15-18 ...
Page 23
Note: 1. All voltages referenced to Vss. 2. Tests for ac timing, IDD, and electrical, ac and dc characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage ...
Page 24
The pulse duration distortion of on-chip clock circuits; and ...
Page 25
SYSTEM CHARACTERISTICS CONDITIONS for DDR SDRAMS The following tables are described specification parameters that required in systems using DDR devices to ensure proper performannce. These characteristics are for system simulation purposes and are guaranteed by design. Input Slew Rate for ...
Page 26
Note: 1. Pullup slew rate is characterized under the test conditions as shown in below Figure. Test Point Output (VOUT) Ω 50 VSSQ 2. Pulldown slew rate is measured under the test conditions shown in below Figure. VDDQ Ω 50 ...
Page 27
CAPACITANCE o (T =25 C, f=100MHz) A Parameter Input Clock Capacitance Delta Input Clock Capacitance Input Capacitance Delta Input Capacitance Input / Output Capacitance Delta Input / Output Capacitance Note: 1. VDD = min. to max., VDDQ = 2.3V to ...
Page 28
PACKAGE INFORMATION 400mil 66pin Thin Small Outline Package 22.33 (0.879) 22.12 (0.871) 0.65 (0.0256) BSC 1.194 (0.0470) 0.991 (0.0390) Rev. 1.0 /Nov. 2007 11.94 (0.470) 11.79 (0.462) 10.26 (0.404) 10.05 (0.396) BASE PLANE 0.35 (0.0138) 0.25 (0.0098) SEATING PLANE 0.15 ...