ov7620 OmniVision Technologies, Inc, ov7620 Datasheet
ov7620
Related parts for ov7620
ov7620 Summary of contents
Page 1
... Description The OV7620 (color) and OV7120 (black and white) CMOS Image sensors are single-chip video/imaging camera devices designed to provide a high level of functionality in a single, small-footprint package. The devices incorporate a 640 x 480 image array capable of operating frames per second. Proprietary sensor technology utilizes advanced algorithms to cancel Fixed Pattern Noise (FPN), eliminate smearing, and drastically reduce blooming ...
Page 2
... OmniVision Technologies, Inc. 930 Thompson Place Sunnyvale, CA 94085 U.S.A. Tel: (408) 733-3030 Fax: (408) 733-3061 e-mail: info@ovt.com Website: http://www.ovt.com OV7620 SINGLE-CHIP CMOS VGA COLOR DIGITAL CAMERA OV7120 SINGLE-CHIP CMOS VGA B&W DIGITAL CAMERA Function/Description Sensing Power (+5V) pins. Analog Power (+5V) pins. Digital Power (+5V) pins. ...
Page 3
... OmniVision Technologies, Inc. 930 Thompson Place Sunnyvale, CA 94085 U.S.A. Tel: (408) 733-3030 Fax: (408) 733-3061 e-mail: info@ovt.com Website: http://www.ovt.com OV7620 SINGLE-CHIP CMOS VGA COLOR DIGITAL CAMERA OV7120 SINGLE-CHIP CMOS VGA B&W DIGITAL CAMERA Function/Description UV2: Digital output UV bus. UV2 used for 16-bit operation for outputting chrominance data. ...
Page 4
... OmniVision Technologies, Inc. 930 Thompson Place Sunnyvale, CA 94085 U.S.A. Tel: (408) 733-3030 Fax: (408) 733-3061 e-mail: info@ovt.com Website: http://www.ovt.com OV7620 SINGLE-CHIP CMOS VGA COLOR DIGITAL CAMERA OV7120 SINGLE-CHIP CMOS VGA B&W DIGITAL CAMERA Function/Description Enables multiple SCCB slave IDs. MID = 1 SCCB slave ID is configurable through power-up setting in CS(2:0) MID = 0 SCCB slave ID is preset to 42H/43H ...
Page 5
... ILE DC integral linearity error OmniVision Technologies, Inc. 930 Thompson Place Sunnyvale, CA 94085 U.S.A. Tel: (408) 733-3030 Fax: (408) 733-3061 e-mail: info@ovt.com Website: http://www.ovt.com OV7620 SINGLE-CHIP CMOS VGA COLOR DIGITAL CAMERA OV7120 SINGLE-CHIP CMOS VGA B&W DIGITAL CAMERA Min -40 TBD TBD Voltages referenced to GND) ...
Page 6
... PCLK to HREF delay PHD OmniVision Technologies, Inc. 930 Thompson Place Sunnyvale, CA 94085 U.S.A. Tel: (408) 733-3030 Fax: (408) 733-3061 e-mail: info@ovt.com Website: http://www.ovt.com OV7620 SINGLE-CHIP CMOS VGA COLOR DIGITAL CAMERA OV7120 SINGLE-CHIP CMOS VGA B&W DIGITAL CAMERA Descriptions Advanced Information Preliminary OV7620/OV7120 Max ...
Page 7
... Figure 2. OV7620/7120 Light Response OmniVision Technologies, Inc. 930 Thompson Place Sunnyvale, CA 94085 U.S.A. Tel: (408) 733-3030 Fax: (408) 733-3061 e-mail: info@ovt.com Website: http://www.ovt.com OV7620 SINGLE-CHIP CMOS VGA COLOR DIGITAL CAMERA OV7120 SINGLE-CHIP CMOS VGA B&W DIGITAL CAMERA Advanced Information Preliminary OV7620/OV7120 Version 2.1, July 10, 2001 ...
Page 8
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.1 OV7620/OV7120 7120CHIP OPERATION Referring to FIG 0.1, OV7620/OV7120 includes a 664x492 resolution image array, an analog sig- nal processor, dual 10bit A/D converters, analog video mux, digital data formatter and video port, SCCB interface with its registers, the digital controls including timing block, exposure block and white balance ...
Page 9
... The digital video port offers 16 bit 4:2:2 format complying to the 60Hz CCIR601 timing standard. OV7620/OV7120 also supports 8 bit data format order by using port Y only and running at twice the pixel rate while the port UV is inactive. Other than the 16 bit data bus, OV7620/OV7120 supplies standard video timing signals such as CHSYNC ...
Page 10
... All data will be output from Y port and UV port will be tri-state. Data (Y/RGB) output rate is same as 16 Bit mode. OV7620/OV7120 can be programmable to swap Y/UV or RGB output byte MSB and LSB default sequence MSB and Y0 is LSB. When swap LSB and Y0 is MSB, relative middle bits are swapped ...
Page 11
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) used in the control are shared with the digital video port data bus. At power up, the video port is initially tri-stated, allowing the external pull-up/pull-down resistor to set the default operating con- ditions, 2048 clocks later the video port resumes normal function. The detail of the power up pin control method is explained in the individual pin out section ...
Page 12
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.2 VIDEO FORMAT Table 1.1: 4:2:2 16 bit Format Data Bus Pixel Byte Sequence UV7 UV6 UV5 UV4 UV3 UV2 ...
Page 13
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) PCLK HREF Y<7:0> UV<7:0> PCLK HREF 10 80 Y<7:0> Note: Tclk is pixel clock period. When OV7620/OV7120 system clock is 27MHz, Tclk=74ns for 16 Bit output; Tclk=37ns for 8 Bit output. Tsu is HREF set-up time, maximum is 15 ns; Thd is HREF hold time, maximum is 15 ns. Preliminary Tclk Tsu ...
Page 14
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.3 RGB Raw Data Format RGB Raw data output from Y and UV port. UV port output data sequence ... ...(refer to register 28 bit 2) Y port output data sequence ... ...(refer to register 28 bit 2) Array Color Filter Patter is Bayer-Pattern ...
Page 15
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.3.2 Progressive Scan Mode 16 Bit Format (HREF total 484) 0.3.2.3 Default mode: 1st HREF UV channel output unstable data, Y output B channel output ..., Y output output .... Every line data output twice 0.3.2.4 YG mode: 1st HREF Y and UV output unstable data. 2nd HREF Y channel output G ...
Page 16
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) PCLK HREF UV<7:0> Y<7:0> PCLK HREF Y<7:0> Note: Tclk is pixel clock period. When OV7620/OV7120 system clock is 27MHz, Tclk=74ns for 16 Bit output; Tclk=37ns for 8 Bit output. Tsu is HREF set-up time, maximum is 15 ns; Thd is HREF hold time, maximum is 15 ns. Preliminary Tclk Tsu 10 G ...
Page 17
... The ZV Port is a single-source uni-directional video bus between a PC Card socket and a VGA controller. The ZV Port complies with CCIR601 timing to allow NTSC decoders to deliver real- time digital video straight into the VGA frame buffer from a PC Card. OV7620/OV7120 support ZV Port Timing, which output signal can be output Card directly, then to VGA controller. ...
Page 18
... Note: In Interlaced Mode, there are Even/Odd field different (t8). When In Progressive Scan Mode, only frame timing same as Even field(t8). After VSYNC falling edge, OV7620/OV7120 will output black reference level, the line number is Tvs, which is the line number between the 1st HREF rising edge after VSYNC falling edge and 1st valid data CHSYNC rising edge ...
Page 19
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.5 Interface for External RAM Controller and Micro-controller OV7620/OV7120 can be programmed to output single frame data to external RAM. The structure block diagram is as follows: OV7620/OV7120 ACK Data The timing diagram is as follows: SRAM HREF VS AGCEN DATA Preliminary SCCB and Initial ...
Page 20
... Micro-controller send a initial pulse to OV7620/OV7120 AGCEN input pin 2. Micro-controller send a SCCB command to program OV7620/OV7120 send Single frame data The OV7620/OV7120 output signal VS is the ACK signal from sensor, when VS is high means OV7620/OV7120 is in ready status, when VS is low, means OV7620/OV7120 will send one frame data ...
Page 21
... MSB/LSB swap Note: “Y” in the table means this combination is supported by OV7620/OV7120. 1. RGB CCIR656 format means 4-byte SAV and EAV is inserted at the beginning and ending of HREF, which are used to grab Vsync and Hsync information. So only use 8-bit data bus line and don’ ...
Page 22
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Table 1.6: Default Output Sequence MSB Output Port Y7 Y6 Internal Output data Y7 Y6 VSYNC If swap, sequence is change to Table 1.7: Swap MSB/LSB output sequence HREF MSB Output Port Y7 Y6 PCLK t1 Internal Output data RGB mode selected by COMA3=1; COMA3=0 select YUV mode. ...
Page 23
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.7 QVGA Resolution Digital Output Format Table 1.8: QVGA Digital Output Format(YUV, beginning of line) Pixel # U0,V0 U1,V1 0.7.5 Interlaced Mode: Y channel output Y10 Y11 ... UV channel output U10 V11 ... Every line output data number is half(320 pixels) and all line data(240 line) in one field will be output. ...
Page 24
... Horizontal sync Hsync to CHSYNC pin, positive acted. Vertical frame sync Vsync to VSYNC pin, positive acted. When in slave mode, OV7620/OV7120 tri-state CHSYNC and VSYNC output pin and use as in- put pin. To synchronize the chip, OV7620/OV7120 use external system clock CLK synchronize external horizontal sync Hsync, then use synchronized horizontal sync to synchronize external vertical frame sync Vsync ...
Page 25
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Frame exposure mode timing is as below: Tset FREX Tin HSYNC ARRAY PRECHARGE Array Precharge period Tpr DATA Invalid Data OUTPUT VSYNC HREF Note: Tpr = 492 * 4 * Pclk, Pclk is internal pixel clock. For default 27MHz, Tclk=74 ns. If CLK<5:0> set to divided number, Tclk will increase accordingly ...
Page 26
... Since a multi-byte cycle overwrites its original subaddress read cycle follows immediately to a multi-byte cycle necessary to insert a single byte write cycle that provides a new subaddress. If OV7620/OV7120 support 400 kBit/s fast SCCB mode, system clock (CLK) must be at least 10 Mhz. Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC ...
Page 27
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.11 SCCB REGISTER SETS OV7620/OV7120 can be configured, by setting pin CS<2:0> high or low at reset/power up, to one of eight slave IDs as listed below, the ID can not be altered once the chip is out of reset or power up state. CS<2:0> 000 001 42 46 WRITE ID (hex) READ ID (hex OV7620/OV7120 support two option: single chip and multiple chip decided by PIN MID ...
Page 28
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 01 - rw: Blue gain control Bits BLU7 BLU6 Default 1 0 BLU<6:0> - white balance value for the blue channel. The formula is: Blue_gain=1+(BLU<7:0> - [80])/[100]; range (0.5x ~ 1.5x). BLU<7> - Sign bit. If “1”, Blue gain increase; “0” gain decrease. Register 02 - rw: Red gain control ...
Page 29
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 07 - rw: Angalog Sharpness control Bits SHP7 SHP6 Default 1 1 SHP<7:4> - Sharpness Threshold. SHP<3:0> - Sharpness Magnitude. Register [08] ~ [0B Reserved. These four registers are reserved for internal use. Write data to these registers will not function. Register 0C - rw: White Balance background control -- Blue channel ...
Page 30
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 10 - rw: Auto-Exposure-Control Register Bits AEC7 AEC6 Interlace 0 1 Progres sive Scan AEC<7:0> - exposure time setting; the formula is Interlaced EXPOSURE LINE Progressive EXPOSURE where T = Frame Time / 525 LINE if use 27MHz, T Range is: [00] - [7F] for Interlaced; [00] - [FF] for Progressive Scan. ...
Page 31
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) . Register 12 - rw: Common control A Bits COMA7 COMA6 Default 0 0 COMA7 - “1” initiates the chip soft reset, the reset takes place after the acknowledge bit is issued, the effect is the same as power up the chip, the chip is initialized to a default state, all registers including SCCB’ ...
Page 32
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) . FODD VSYNC FD<1:0> SCCB BIT CLEAR COMB1 SCCB BIT SET HREF FIG 0.7 Single Frame Transfer Example (Interlaced Mode) VSYNC FD<1:0> SCCB BIT CLEAR COMB1 SCCB BIT SET HREF FIG 0.8 Single Frame Transfer Example (Progressive Scan Mode) Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC ...
Page 33
... COMD7 - Reserved. COMD6 - PCLK polarity selection. “0” OV7620/OV7120 output data at PCLK falling edge and data bus will be stable at PCLK rising edge; “1” rising edge output data and stable at PCLK falling edge. When OV7620/OV7120 work as CCIR656 format, COMB4=1, this bit is disable and should use PCLK rising edge latch data bus. COMD< ...
Page 34
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 1 field FODD HREF EVEN MODE FD<7:2>=000010 FD<1:0>=10 HREF ODD MODE FD<7:2>=000001 FD<1:0>=01 FIG 0.9 Field Division Examples (Interlaced Mode) Interlaced: FD<1:0>- field mode selection. Each frame consists of two fields: Odd & Even, these bits defines the assertion of HREF in relation to the two fields. ...
Page 35
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 17 - rw: Horizontal Window start Bits HS7 HS6 Default 0 0 HS<7:0> - selects the starting point of HREF window, each LSB represents four pixels for Inter- laced/Progressive full resolution mode, two pixels for QVGA resolution mode, this value is set based on an internal column counter, the default value corresponds to 640 horizontal window. ...
Page 36
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) HREF shown above, HS<7:0> defines the starting pixel within a scan line, HE<7:0> defines the ending pixel within a scan line. VS<7:0> defines the starting row within a field, VE<7:0> defines the ending row within a field. VS/VE automatically defines the window height of a image frame. The rect- angular window defined by HS/HE/VS/VE is the active image window ...
Page 37
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 1B- rw: Pixel shift Bits PS7 PS6 0 0 Default PS<7:0> provide a way to fine tune the output timing of the pixel data relative to that of HREF, it physi- cally shifts the video data output time early or late in unit of pixel clock as shown in the figure below. This function is different from changing the size of the window as is defined by HS< ...
Page 38
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) The number of pixels that can only be shifted late. Maximum shift pixel number is 255. HREF BLACK LEVEL Y<7:0> - DEFAULT Y<7:0> - LATE Register 1C- r: Manufacture ID high byte Bits MIDH7 MIDH6 Default 0 1 MIDH<7:0> - read only, always returns “7F”. Register 1D- r: Manufacture ID low byte ...
Page 39
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) MIDL<7:0>- read only, always returns “A2” Register 1E ~ 1F- rw: Reserved These two registers are reserved for internal use. Write data to these registers will not function. Register 20- rw: Common control E Bits COME7 COME6 Default 0 0 COME7 - Modified CCIR656 format vertical sizing enabled. “1” will enable vertical windowing function. “0” ...
Page 40
... For a brighter image, increase register 24 and decrease register 25. For a darker image, decrease register 24 and decrease reister 25. AEW7-AEW0 - used to calculate the white pixel ratio. OV7620/OV7120 AEC algorithm counts the whole field/frame white pixel (its luminance level is higher than a fixed level) and black pixel (its lumi- nance level is lower than a fixed level) number ...
Page 41
... Progressive Scan 1 AEB7-AEB0 - used to calculate the black pixel ratio. OV7620/OV7120 AEC algorithm is count whole field/ frame white pixel (its luminance level is higher than a fixed level) and black pixel (its luminance level is lower than a fixed level) number. When white/black pixel ratio is same as the ratio defined by registers [25] and [26], image stable. This register is used to define black pixel ratio, default is 75%, each LSB represent step: Interlaced: 1.3% ...
Page 42
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 27 - rw: Common control G Bits COMG7 COMG6 Default 1 1 COMG7: Reserved. COMG6: Reserved. COMG5: Reserved. COMG4: RGB matrix disable. “1” - Bypass RGB matrix. “0” - Enable RGB matrix. COMG3: Reserved. COMG2: “1” Enables manual adjustment of A/D offset A/D data will add or subtract a value defined by registers [21] and [22] ...
Page 43
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register [2A] - rw: Frame Rate Adjust Register 1 Bits EHSH7 EHSH6 Default 0 0 EHSH7 - Frame Rate adjustment enable bit. “1” Enable. EHSH<6:5> - Highest 2 bit of frame rate adjust control byte. See explanation in register [2B]. EHSH4 - “1” component delay 2 pixel. “ 0” no 2*Tp delay. ...
Page 44
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register [2E]- rw: V Channel Offset Adjustment Bits V7 V6 Default -V0: V channel digital output offset adjustment. Range: +128mV ~ -128mV. If COMG2=0, this register will be updated by internal auto A/D BLC circuit, and write a value to this register with SCCB has no effect. If COMG2=1, V channel offset adjustment will use the register stored value which can be changed by SCCB ...
Page 45
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 62- rw: RGB Gamma Control Bits RGM7 RGM6 Default 0 0 RGM<7:1> raw data or UV gamma curve selection. RGM0: Reserved. Always set to “0”. Register 63- rw: Reserved Address [63] are reserved for internal use. Register 64- rw: Y Gamma Control Bits ...
Page 46
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 66- rw: AWB Process Control Bits AWBC7 AWBC6 Default 0 1 White balance limiting function - YUV matrix control. Register 74:7 must be enabled for AWB process control. AWBC<7:6>: Smart AWB ignores RGB raw data pixel values above (00):70%, (01): 80%, (10): 90%, (11):100%. ...
Page 47
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 69- rw: Analog Sharpness Bits EDGE7 EDGE6 Default 0 1 EDGE<7:3> Reserved. EDGE2: Vertical Edge Enhancement enable. Register 20:5 must be set to “1”. EDGE<1:0>: Reserved. Register 6A- rw: Vertical Edge Enhancement Control Bits VEG7 VEG6 Default - 1 VEG<6:4>: Vertical Edge Enhancement threshold range VEG< ...
Page 48
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 70 - rw: Common Control K Bits COMK7 COMK6 Default 1 0 COMK7 - “1” HREF edges coincident (no delay) with PCLK negative/falling edges (COMD6 must be set to “0”). “0” HREF edge occurs 10 ns after PCLK positive/rising edge. COMK6 - Output port drive current additional 2x control bit. ...
Page 49
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 73 - rw: Horizontal Sync 2nd Edge shifting Bits HEDY7 HEDY6 Default 0 1 HSDY<7:0> - Lower 8 bit control for shifting horizontal sync CHSYNC second edge. Range is [000] - [3FF]. Every count equals 1 PCLK. Register 74 - rw: Common Control M Bits COMM7 COMM6 ...
Page 50
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) Register 77-7B - rw: Reserved Address [2F] - [5F] are reserved for internal use. Register 7C - rw: Field Average Level Storage Bits AVG7 AVG6 Default 0 0 AVG<7:0> -- Strorage fileld luminance average value if register 20 bit 6=1. Notice: for QVGA and Progressive Scan mode, the real luminance average value is double of this register value, other mode is same ...
Page 51
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) SECTION 1 PIN DESCRIPTION 1.1 PINOUT 7 AGND 8 AVDD 9 PWDN 10 NS1 11 VcCHG 12 SBB 13 VTO 14 ADVDD 15 ADGND 16 VSYNC / CSYS 17 FODD/SRAM 18 HREF/VSFRAM FIG 1.1 OV7620/OV7120 48Pin Digital Package Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC. BW/CHSYNC CBAR/Y0 PROG/Y1 G2X / Y2 RGB / Y3 OV7620/OV7120 CS1 / Y4 SHARP / Y5 CS2 / Y6 ...
Page 52
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01 PCLK HREF Y<7:0> UV<7:0> Preliminary pclk t phd t phd t pdd FIG 1.2 Pixel Timing Company Confidential OMNIVISION TECHNOLOGIES INC ...
Page 53
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) t BUF SIO-0 t HD:SAT SIO-1 Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC. t HD:DAT t LOW t HIGH FIG 1.3 SCCB Bus Timing t SU:DAT t SU:STP ...
Page 54
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) h10 Y0 Y1 h10 U0 V0 483 484 FIG 1.4 16 Bit 4:2:2 Video Port Timing (Interlaced Mode) Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC. Y642 Y643 U642 V643 (a) HORIZONTAL TIMING (b) VERTICAL TIMING (Interlaced Mode) h10 h10 241 242 24 ...
Page 55
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) h10 Y0 Y1 h10 FIG 1.5 16 Bit 4:2:2 Video Port Timing (Progressive Scan Mode) Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC. Y642 Y643 U642 V643 (a) HORIZONTAL TIMING (b) VERTICAL TIMING (Progressive Scan Mode) h10 h10 483 484 ...
Page 56
... Different Method to get QVGA format Compare Table 1.11: Compare of QVGA Method Method Resolution A 320x240 B 320x240 C 322x240 D 354x288 Note: To get the frame rate, OV7620/OV7120 must use 27 MHz crystal. Preliminary Company Confidential OMNIVISION TECHNOLOGIES INC. Frame Rate 60 frame/s 1/3” 30 frame/s 1/3” 30 frame/s 1/4” 30 frame/s 1/4” ...
Page 57
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) 0.040 ±0.003 31 30 0.020 ±0.003 TYP 0.0075 18 R 0.0075 4 CORNERS 48 PLCS 0.560 SQ. -0.005 0.430 SQ. ±0.005 0.350 SQ. ±0.005 0.006 MAX. Top View 0.002 TYP. Preliminary +0.010 0.440 ±0.005 ...
Page 58
... OV7620/OV7120 Product Specifications - Rev. 1.2 (7/10/01) . Array Center (0.0094, 0.0015) Package Center (0, 0) FIG 1.7 OV7620 Sensor Array Location (in inches) Ordering Information Part Number OV7620 Color Digital Sensor OmniVision Technologies, Inc. reserves the right to make changes without further notice to any product herein to improve reliability, function, or design. OmniVision Technologies, Inc. does not assume any liability arising out of the application or use of any product or circuit described herein ...