UPD75238GJ

Manufacturer Part NumberUPD75238GJ
Description4 BIT SINGLE-CHIP MICROCOMPUTER
ManufacturerNEC [NEC]
UPD75238GJ datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
Page 10/190

Download datasheet (2Mb)Embed
PrevNext
1.2 NON-PORT PINS (2/2)
Also
Pin name
I/O
used as
TI0
I
External event pulse input for timer/event counter #0 and
P13
event counter #1.
O
Timer/event counter output
PTO0
P20
PCL
O
Clock output
P22
BUZ
O
P23
Fixed frequency output (for buzzer or system clock trimming)
SCK0
I/O
P01
Serial clock I/O
I/O
Serial data output or serial bus I/O
SO0/SB0
P02
SI0/SB1
I/O
P03
Serial data input or serial bus I/O
INT4
I
P00
Edge detection vectored interrupt input (Either a rising or
falling edge is detected.)
Edge detection vectored interrupt input
INT0
I
P10
(The edge to be detected is selectable.)
INT1
P11
Edge detection testable input
INT2
I
P12
(An rising edge is detected.)
SCK1
I/O
Serial clock I/O
P81
SO1
O
P82
Serial data output
SI1
I
P83
Serial data input
Analog input to A/D converter
AN0-AN3
I
AN4-AN7
P90-P93
AV
Power supply for A/D converter
DD
AV
I
A/D converter reference voltage input
REF
A/D converter reference GND
AV
SS
Connection to a crystal/ceramic resonator for main system
X1, X2
I
clock generation. When external clock is used, it is input to
X1, and its inverted signal is input to X2.
XT1
Connection to a crystal resonator for subsystem clock
I
generation. When external clock is used, it is input to XT1,
XT2
and XT2 is left open.
I
RESET
System reset input
PPO
O
P80
Timer/pulse generator pulse output
V
(3 pins)
Positive power supply
DD
V
(2 pins)
GND potential
SS
V
Pull-down resistor connection for the FIP controller/driver,
LOAD
or power supply
Note The circuits enclosed in circles have a Schmitt-triggered input.
10
Function
When reset
Input
Input
Input
Input
Input
Input
Synchronous
Asynchronous
Asynchronous
Input
Input
Input
Input
PD75238
Note
I/O
circuit
type
B
- C
E - B
E - B
E - B
F
- A
- B
F
M - C
B
B
- C
B
- C
F
E
B
Y
Y - A
Z
B