UPD75238GJ

Manufacturer Part NumberUPD75238GJ
Description4 BIT SINGLE-CHIP MICROCOMPUTER
ManufacturerNEC [NEC]
UPD75238GJ datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
Page 133/190

Download datasheet (2Mb)Embed
PrevNext
5.2 HARDWARE OF THE INTERRUPT CONTROL CIRCUIT
(1) Interrupt request flag and interrupt enable flag
There are ten interrupt request flags (IRQ
or test source; there are 8 interrupt and 2 test sources.
INT0 interrupt request flag (IRQ0)
INT1 interrupt request flag (IRQ1)
INT2 interrupt request flag (IRQ2)
INT4 interrupt request flag (IRQ4)
BT interrupt request flag (IRQBT)
The interrupt request flag is set to 1 when an interrupt request is issued, and is automatically cleared to
0 when the CPU is interrupted. Since the IRQBT and IRQ4 share the vector address, the clear operation
varies. (See Section 5.5.)
There are ten interrupt enable flags (IE
request flag.
INT0 interrupt enable flag (IE0)
INT1 interrupt enable flag (IE1)
INT2 interrupt enable flag (IE2)
INT4 interrupt enable flag (IE4)
BT interrupt enable flag (IEBT)
When an interrupt request flag is set, the interrupt enable flag corresponding to that interrupt request flag
enables the request interrupt. When an interrupt request flag is cleared, the interrupt enable flag
corresponding to that interrupt request flag disables the interrupt.
When an interrupt request flag is set and its corresponding interrupt enable flag enables the requested
interrupt, a vector interrupt request (VRQn) is issued. This signal is also used for releasing the standby
mode.
The interrupt request flags and interrupt enable flags are manipulated with bit manipulating instructions
and 4-bit memory manipulation instructions. When a bit manipulation instruction is used, the flags can
always be manipulated directly irrespective of the MBE setting. The interrupt enable flags are manipulated
with EI IE
and DI IE
instructions. An SKTCLR instruction is normally used to test an interrupt request
flag.
When an interrupt request flag is set with an instruction, a vector interrupt is executed irrespective of
whether an interrupt occurs.
A RESET input clears an interrupt request flag and its corresponding interrupt enable flag to 0 and all
interrupts are disabled.
), listed below, each corresponding to a particular interrupt
Serial interface interrupt request flag (IRQCSI0)
Timer/event counter interrupt request flag (IRQT0)
Timer/pulse generator interrupt request flag (IRQTPG)
Key scan interrupt request flag (IRQKS)
Clock timer interrupt request flag (IRQW)
), listed below, each corresponding to a particular interrupt
Serial interface interrupt enable flag (IECSI0)
Timer/event counter interrupt enable flag (IET0)
Timer/pulse generator interrupt enable flag (IETPG)
Key scan interrupt enable flag (IEKS)
Clock timer interrupt enable flag (IEW)
PD75238
133