CS4382-KQZR CIRRUS [Cirrus Logic], CS4382-KQZR Datasheet - Page 31

no-image

CS4382-KQZR

Manufacturer Part Number
CS4382-KQZR
Description
114 dB, 192 kHz 8-Channel D/A Converter
Manufacturer
CIRRUS [Cirrus Logic]
Datasheet
DS514F2
7.4.1
7.5
7.5.1
INCR
7
0
Memory Address Pointer (MAP)
Writing in SPI
Figure 8
first 7 bits on CDIN form the chip address and must be 0011000. The eighth bit is a read/write indicator
(R/W), which must be low to write. The next 8 bits form the Memory Address Pointer (MAP), which is set
to the address of the register that is to be updated. The next 8 bits are the data which will be placed into
register designated by the MAP. To write multiple registers, keep CS low and continue providing clocks
on CCLK. End the read transaction by setting CS high.
INCR (Auto Map Increment Enable)
Default = ‘0’
0 - Disabled
1 - Enabled
Note:
register 01h to 08h and then from 09h and 11h. The counter will not auto-increment to register 09h from
register 08h
S C L
S D A
N o te : If o p e ra tio n is a w rite , th is b y te c o n ta in s th e M e m o ry A d d re s s P o in te r, M A P .
Reserved
C S
C C L K
C D I N
When Auto Map Increment is enabled, the register must be written it two separate blocks: from
shows the operation of the control port in SPI format. To write to a register, bring CS low. The
6
0
S ta rt
0 0 1 1 0 0
M A P = M e m o r y A d d r e s s P o in te r
Reserved
A D D R E S S
0 0 1 1 0 0 0
Figure 8. Control Port Timing, SPI Format
5
0
C H I P
A D D R
A D 0
Figure 7. Control Port Timing, I²C Format
MAP4
R /W
4
0
R / W
A C K
M A P
MAP3
D A T A
1 -8
3
0
M S B
N o te 1
b y t e 1
A C K
D A T A
MAP2
2
0
D A T A
1 -8
b y t e n
L S B
A C K
MAP1
1
0
S to p
CS4382
MAP0
0
0
31

Related parts for CS4382-KQZR