LTC3735 LINER [Linear Technology], LTC3735 Datasheet - Page 27

• Manufacturer Part Number: LTC3735
• Description: 2-Phase, High Efficiency DC/DC Controller for Intel Mobile CPUs
• Manufacturer: LINER [Linear Technology]

APPLICATIONS INFORMATION
The worst-case RMS ripple current for a single stage de-
sign peaks at an input voltage of twice the output voltage.
The worst-case RMS ripple current for a two stage design
results in peak outputs of 1/4 and 3/4 of input voltage.
When the RMS current is calculated, higher effective duty
factor results and the peak current levels are divided as
long as the currents in each stage are balanced. Refer
to Linear Technology Application Note 19 for a detailed
description of how to calculate RMS current for the single
stage switching regulator. Figures 3 and 4 illustrate how
the input and output currents are reduced by using an
additional phase. The input current peaks drop in half and
the frequency is doubled for this 2-phase converter. The
input capacity requirement is thus reduced theoretically
by a factor of four! Ceramic input capacitors with their
low ESR characteristics can be used.
SW V
I
COUT
I
CIN
Figure 13. Single and 2-Phase Current Waveforms
SINGLE PHASE
SW1 V
SW2 V
I
COUT
I
CIN
I
I
L1
L2
DUAL PHASE
RIPPLE
3735 F13
Figure 4 illustrates the RMS input current drawn from
the input capacitance vs the duty cycle as determined
by the ratio of input and output voltage. The peak input
RMS current level of the single phase system is reduced
by 50% in a 2-phase solution due to the current splitting
between the two stages.
An interesting result of the 2-phase solution is that the
V
input capacitor, V
produces zero input current ripple in the 2-phase design.
The output ripple current is reduced significantly when
compared to the single phase solution using the same
inductance value because the V
term from the stage that has its bottom MOSFET on sub-
tracts current from the (V
resulting from the stage which has its top MOSFET on.
The output ripple current is:
where D is duty factor.
The input and output ripple frequency is increased by
the number of stages used, reducing the output capacity
requirements. When V
as illustrated in Figures 3 and 4, very low input and output
ripple currents result.
IN
∆I
which produces worst-case ripple current for the
RIPPLE
=
2V
fL
OUT
OUT



= V
IN
1– 2D (1– D)
is approximately equal to 2(V
1– 2D + 1
IN
IN
/2, in the single phase design
– V
OUT
OUT
/L discharge current



)/L charging current
LTC3735
27
OUT
3735fa
)