S29GL032A10BAIR12

Manufacturer Part NumberS29GL032A10BAIR12
Description64 MEGABIT 32MEGABIT 3.0 BOLT ONLY PAGE MODE FLASH MEMORY
ManufacturerSPANSION [SPANSION]
S29GL032A10BAIR12 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
Page 1/88

Download datasheet (2Mb)Embed
Next
S29GLxxxA MirrorBit™ Flash Family
S29GL064A, S29GL032A
64 Megabit, 32 Megabit 3.0, Volt-only Page Mode Flash
Memory Featuring 200 nm MirrorBit Process Technology
Data Sheet
Notice to Readers: The Advance Information status indicates that this
document contains information on one or more products under development
at Spansion LLC. The information is intended to help you evaluate this product.
Do not design in this product without contacting the factory. Spansion LLC
reserves the right to change or discontinue work on this proposed product
without notice.
Publication Number S29GLxxxA_00
Revision A
Amendment 2
Issue Date January 28, 2005
ADVANCE
INFORMATION

S29GL032A10BAIR12 Summary of contents

  • Page 1

    S29GLxxxA MirrorBit™ Flash Family S29GL064A, S29GL032A 64 Megabit, 32 Megabit 3.0, Volt-only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology Data Sheet Notice to Readers: The Advance Information status indicates that this document contains information on one or ...

  • Page 2

    This page intentionally left blank. ...

  • Page 3

    S29GLxxxA MirrorBit™ Flash Family S29GL064A, S29GL032A 64 Megabit, 32 Megabit 3.0, Volt-only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology Data Sheet Distinctive Characteristics Architectural Advantages Single power supply operation — 3 volt read, erase, and program operations ...

  • Page 4

    Notice On Data Sheet Designations Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, in- cluding development, qualification, initial production, and full production. In ...

  • Page 5

    General Description The S29GLxxxA family of devices are 3.0 V single power Flash memory manufac- tured using 200 nm MirrorBit technology. The S29GL064A Mb, organized as 4,194,304 words or 8,388,608 ...

  • Page 6

    The device reduces power consumption in the standby mode when it detects specific voltage levels on CE# and RESET#, or when addresses have been stable for a specified period of time. The Write Protect (WP#) feature protects the first or ...

  • Page 7

    Table of Contents General Description . . . . . . . . . . . . . . . . . . . . . . . . .3 Product Selector Guide ...

  • Page 8

    Figure 18. Chip/Sector Erase Operation Timings ..................... 73 Figure 19. Data# Polling Timings (During Embedded Algorithms) ............................................ 73 Figure 20. Toggle Bit Timings (During Embedded Algorithms Figure 21. DQ2 vs. DQ6 ...................................................... 74 Temporary Sector Unprotect .........................................................................75 Figure ...

  • Page 9

    Product Selector Guide S29GL064A, S29GL032A Part Number Speed Option 90 Max. Access Time (ns) Max. CE# Access Time (ns) Max. Page Access Time (ns) Max. OE# Access Time (ns) Block Diagram RY/BY# V ...

  • Page 10

    Connection Diagrams A15 1 A14 2 A13 3 A12 4 A11 5 A10 A19 9 A20 10 WE# 11 RESET# 12 1,2 A21 13 1 WP#/ACC 14 1 RY/BY# 15 A18 16 A17 17 ...

  • Page 11

    A13 A12 WE# RESET RY/BY# WP#/ACC A17 Notes: ...

  • Page 12

    A6 A13 WE# RESET# A3 RY/BY# WP#/ACC Notes: 1. Ball S29GL064A (models R5 Ball S29GL032A. Special Package Handling Instructions Special handling is required ...

  • Page 13

    Pin Descriptions A21–A0 A20–A0 DQ7–DQ0 DQ14–DQ0 DQ15/A-1 CE# OE# WE# WP#/ACC ACC WP# RESET# RY/BY# BYTE January 28, 2005 S29GLxxxA_00_A2 ...

  • Page 14

    Logic Symbol-S29GL032A (Models R1, R2) Logic Symbol-S29GL032A (Models R3, R4 A20– DQ15–DQ0 CE# (A-1) OE# WE# WP#/ACC ...

  • Page 15

    Logic Symbol-S29GL064A (Models R1, R2, R8, R9) Logic Symbol-S29GL064A (Models R3, R4) January 28, 2005 S29GLxxxA_00_A2 A21– DQ15–DQ0 ...

  • Page 16

    Logic Symbol-S29GL064A (Model R5) Logic Symbol-S29GL064A (Model R6, R7 A21–A0 DQ15–DQ0 CE# OE# WE# ACC RESET# V RY/BY ...

  • Page 17

    Ordering Information-S29GL032A S29GL032A Standard Products Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following: S29GL032A ...

  • Page 18

    S29GL032A Valid Combinations Device Speed Number Option S29GL032A 90, 10, 11 Notes: 1. Type 0 is standard. Specify others as required: TSOPs can be packed in Types 0 and 3; BGAs can be packed in Types ...

  • Page 19

    Ordering Information-S29GL064A S29GL064A Standard Products Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following: S29GL064A ...

  • Page 20

    S29GL064A Valid Combinations Package, Material Device Speed & Temperature Number Option Range TAI, TFI S29GL064A 90, 10, 11 BAI, BFI FAI, FFI Notes: 1. Type 0 is standard. Specify others as required: TSOPs can be packed in Types 0 and ...

  • Page 21

    Device Bus Operations This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory ...

  • Page 22

    Word/Byte Configuration The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE# pin is set at logic ‘1’, the device is in word con- figuration, DQ0–DQ15 are active and controlled ...

  • Page 23

    erase operation can erase one sector, multiple sectors, or the entire device. Table 4-Table 20 indicates the address space that each sector occupies. Refer to the DC Characteristics table for the active ...

  • Page 24

    Automatic Sleep Mode The automatic sleep mode minimizes Flash device energy consumption. The de- vice automatically enables this mode when addresses remain stable for t 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# con- ...

  • Page 25

    Table 4. S29GL032M (Models R1, R2) Sector Addresses Sector 8-bit Size A20-A15 Address (KB/ Range Kwords) SA0 64/32 000000–00FFFF SA1 64/32 ...

  • Page 26

    Table 5. S29GL032M (Models R3) Top Boot Sector Addresses Sector 8-bit Size A20–A12 Address (KB/ Range Kwords) SA0 000000xxx 64/32 000000h–00FFFFh SA1 000001xxx 64/32 010000h–01FFFFh SA2 000010xxx 64/32 020000h–02FFFFh SA3 000011xxx 64/32 030000h–03FFFFh SA4 000100xxx 64/32 040000h–04FFFFh SA5 000101xxx 64/32 ...

  • Page 27

    Table 6. S29GL032M (Models R4) Bottom Boot Sector Addresses (Sheet Sector 8-bit Size A20–A12 Address (KB/ Range Kwords) SA38 011111xxx 64/32 1F0000h–1FFFFFh SA39 100000xxx 64/32 200000h–20FFFFh SA40 100001xxx 64/32 210000h–21FFFFh ...

  • Page 28

    Table 7. S29GL064A (Models R1, R2, R8, R9) Sector Addresses (Sheet Sector 8-bit Size A21–A15 Address (KB/ Range Kwords) SA74 1001010 64/32 4A0000–4AFFFF SA75 1001011 64/32 4B0000–4BFFFF SA76 1001100 64/32 4C0000–4CFFFF SA77 1001101 64/32 4D0000–4DFFFF SA78 1001110 ...

  • Page 29

    Table 8. S29GL064A (Model R3) Top Boot Sector Addresses (Sheet Sector 8-bit Size A21–A15 Address (KB/ Range Kwords) SA68 1000100xxx 64/32 440000h–44FFFFh SA69 1000101xxx 64/32 450000h–45FFFFh SA70 1000110xxx 64/32 460000h–46FFFFh ...

  • Page 30

    Table 9. S29GL064A (Model R4) Bottom Boot Sector Addresses (Sheet Sector 8-bit Size A21–A15 Address (KB/ Range Kwords) SA54 0101111xxx 64/32 2F0000h–2FFFFFh SA55 0110000xxx 64/32 300000h–30FFFFh SA56 0110001xxx 64/32 310000h–31FFFFh SA57 0110010xxx 64/32 320000h–32FFFFh SA58 0110011xxx 64/32 ...

  • Page 31

    Table 10. S29GL064A (Model R5) Sector Addresses (Sheet A21–A15 SA42 0101010 SA43 0101011 SA44 0101100 SA45 0101101 SA46 0101110 SA47 0101111 SA48 0110000 SA49 0110001 SA50 0110010 SA51 0110011 SA52 ...

  • Page 32

    Table 11. S29GL064A (Models R6, R7) Sector Addresses (Sheet A21–A15 SA42 0101010 SA43 0101011 SA44 0101100 SA45 0101101 SA46 0101110 SA47 0101111 SA48 0110000 SA49 0110001 SA50 0110010 SA51 0110011 SA52 0110100 SA53 0110101 SA54 0110110 SA55 ...

  • Page 33

    method does not require V for more information. Table 12. Autoselect Codes, (High Voltage Method) A22 A14 to to Description CE# OE# WE# A15 A10 A9 Manufacturer ID: Spansion ...

  • Page 34

    Table 13. S29GL032A (Models R1, R2) Sector Group Protection/Unprotection Addresses Sector Group A20–A15 Sector Group SA0 000000 SA12–SA15 SA1 000001 SA16–SA19 SA2 000010 SA20–SA23 SA3 000011 SA24–SA27 SA4–SA7 0001xx SA28–SA31 SA8–SA11 0010xx SA32–SA35 Table 14. S29GL032A (Models R3) Sector Group ...

  • Page 35

    Table 17. S29GL064A (Model R3) Top Boot Sector Protection/Unprotection Addresses Sector/Sector Sector A21–A12 Block Size (Kbytes) SA0-SA3 00000XXXXX 256 (4x64) SA4-SA7 00001XXXXX 256 (4x64) SA8-SA11 00010XXXXX 256 (4x64) SA12-SA15 00011XXXXX 256 (4x64) SA16-SA19 ...

  • Page 36

    Temporary Sector Group Unprotect This feature allows temporary unprotection of previously protected sector groups to change data in-system. The Sector Group Unprotect mode is activated by set- ting the RESET# pin to V can be programmed or erased by selecting ...

  • Page 37

    START PLSCNT = 1 RESET Wait 1 µs Temporary Sector No First Write Group Unprotect Cycle = 60h? Mode Yes Set up sector group address Sector Group Protect: Write 60h ...

  • Page 38

    Secured Silicon Sector Flash Memory Region The Secured Silicon Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 bytes in length, and uses a Secured ...

  • Page 39

    Figure 2, except that RESET# may be at either V tem protection of the Secured Silicon Sector without raising any device pin to a high voltage. Note that this method is only applicable ...

  • Page 40

    Subsequent writes are ignored until V must provide the proper signals to the control pins to prevent unintentional writes when V is greater than V CC Write Pulse “Glitch” Protection Noise pulses of less than 3 ns (typical) on ...

  • Page 41

    Common Flash Memory Interface (CFI) The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified soft- ware algorithms to be used for entire families of ...

  • Page 42

    Addresses Addresses (x16) (x8) 1Bh 36h 1Ch 38h 1Dh 3Ah 1Eh 3Ch 1Fh 3Eh 20h 40h 21h 42h 22h 44h 23h 46h 24h 48h 25h 4Ah 26h 4Ch Note: CFI data related to V and time-outs may differ from actual ...

  • Page 43

    Addresses Addresses (x16) (x8) 27h 4Eh 28h 50h 29h 52h 2Ah 54h 2Bh 56h 2Ch 58h 2Dh 5Ah 2Eh 5Ch 2Fh 5Eh 30h 60h 31h 60h 32h 64h 33h 66h 34h 68h 35h ...

  • Page 44

    Table 24. Primary Vendor-Specific Extended Query Addresses Addresses (x16) (x8) 40h 80h 41h 82h 42h 84h 43h 86h 44h 88h 45h 8Ah 46h 8Ch 47h 8Eh 48h 90h 49h 92h 4Ah 94h 4Bh 96h 4Ch 98h 4Dh 9Ah 4Eh 9Ch ...

  • Page 45

    Command Definitions Writing specific address and data commands or sequences into the command register initiates device operations. command sequences. Writing incorrect address and data values or writing them in the improper sequence may ...

  • Page 46

    If DQ5 goes high during a program or erase operation, writing the reset command returns the device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend). Note that if DQ1 goes high during a Write ...

  • Page 47

    When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using ...

  • Page 48

    This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the Program Buffer ...

  • Page 49

    bit programming, a modified programming method is required; please contact your local Spansion representative. Any bit in a write buffer address range cannot be programmed from “0” back to a “1.” Attempting to ...

  • Page 50

    Yes (Note 1) No DQ1 = 1? Yes (Note 2) (Note 3) Notes: 1. When Sector Address is specified, any address in the selected sector is acceptable. However, when loading Write-Buffer address locations with data, all addresses must fall within ...

  • Page 51

    Increment Address Note:See Table 25 and Table 26 for program command sequence. Program Suspend/Program Resume Command Sequence The Program Suspend command allows the system to interrupt a programming operation or a Write to ...

  • Page 52

    After the Program Resume command is written, the device reverts to program- ming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See Write Op- ...

  • Page 53

    Any commands written during the chip erase operation are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once ...

  • Page 54

    Sector Erase Command Sequence Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two addi- tional unlock cycles are written, and are then followed ...

  • Page 55

    Notes: 1. See Table 25 and Table 26 for program command sequence. 2. See the section on DQ3 for information on the sector erase timer. Erase Suspend/Erase Resume Commands The Erase Suspend command, ...

  • Page 56

    Refer to the Write Operation Status section for more information. In the erase-suspend-read mode, the system can also issue the autoselect com- mand sequence. Refer to the “Autoselect Command Sequence” section on page 44 To resume the sector ...

  • Page 57

    Command Definitions Table 25. Command Definitions (x16 Mode, BYTE Command Sequence (Note 1) Read (Note 6) 1 Reset (Note 7) 1 Manufacturer ID 4 Device ID (Note 9) 4 Secured Silicon ...

  • Page 58

    Table 26. Command Definitions (x8 Mode, BYTE Command Sequence (Note 1) Addr Data Addr Data 1 Read (Note Reset (Note 7) XXX 4 Manufacturer ID AAA 4 Device ID (Note 9) AAA Secured Silicon Sector ...

  • Page 59

    Write Operation Status The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. tions describe the function of these bits. DQ7 and ...

  • Page 60

    Notes Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address. 2. DQ7 should be ...

  • Page 61

    DQ6: Toggle Bit I Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle ...

  • Page 62

    Notes: 1. The system should recheck the toggle bit even if DQ5 = “1” because the toggle bit may stop toggling as DQ5 changes to “1.” See the subsections on DQ6 and DQ2 for more information ...

  • Page 63

    DQ2: Toggle Bit II The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether ...

  • Page 64

    In all these cases, the system must write the reset command to return the device to the reading the array (or to erase-suspend-read if the device was previously in the erase-suspend-program mode). DQ3: Sector Erase Timer After writing a sector ...

  • Page 65

    Status Embedded Program Algorithm Standard Mode Embedded Erase Algorithm Program-Suspended Program Program- Sector Suspend Suspend Non-Program Mode Read Suspended Sector Erase-Suspended Erase- Sector Suspend Erase Non-Erase Read Suspend Suspended Sector Mode Erase-Suspend-Program (Embedded ...

  • Page 66

    Absolute Maximum Ratings Storage Temperature, Plastic Packages . . . . . . . . . . . . . . . . –65°C to +150°C Ambient Temperature with Power Applied . . . . . . . . . ...

  • Page 67

    Characteristics CMOS Compatible Parameter Parameter Description (Notes) Symbol I Input Load Current (Note A9, ACC Input Load Current LIT I Reset Leakage Current LR I Output Leakage Current LO ...

  • Page 68

    Test Conditions Device Under Test C L 6.2 kΩ Note: Diodes are IN3064 or equivalent. Figure 11. Test Setup Key to Switching Waveforms Waveform Don’t Care, Any Change Permitted V CC Input 0 0.0 V Figure 12. Input ...

  • Page 69

    Characteristics Read-Only Operations-S29GL064A only Parameter JEDEC Std Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV ...

  • Page 70

    Addresses CE# OE# WE# Outputs RESET# RY/BY A23-A2 A1-A0* Data Bus CE# OE# Note: * Figure shows device in word mode. Addresses are A1–A-1 for byte mode ...

  • Page 71

    Hardware Reset (RESET#) Parameter JEDEC Std. RESET# Pin Low (During Embedded Algorithms) t Ready to Read Mode (See Note) RESET# Pin Low (NOT During Embedded t Ready Algorithms) to Read Mode (See Note) ...

  • Page 72

    Erase and Program Operations-S29GL064A Only Parameter JEDEC Std Write Cycle Time (Note 1) AVAV Address Setup Time AVWL AS t Address Setup Time to OE# low during toggle bit polling ASO t t Address Hold ...

  • Page 73

    Erase and Program Operations-S29GL032A Only Parameter JEDEC Std Write Cycle Time (Note 1) AVAV Address Setup Time AVWL AS t Address Setup Time to OE# low during toggle ...

  • Page 74

    Program Command Sequence (last two cycles Addresses 555h CE# OE# WE Data RY/BY VCS Notes program address program data Illustration shows device in word mode. V ...

  • Page 75

    Erase Command Sequence (last two cycles Addresses 2AAh CE Data RY/BY# t VCS V CC Notes sector address (for Sector Erase), ...

  • Page 76

    Addresses CE# t OEH WE# OE Valid Data DQ6 / DQ2 RY/BY# Note Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read ...

  • Page 77

    Temporary Sector Unprotect Parameter JEDEC Std Description t V Rise and Fall Time (See Note) VIDR ID RESET# Setup Time for Temporary Sector t RSP Unprotect Notes: 1. Not 100% tested ...

  • Page 78

    RESET# SA, A6, A3, A2, A1, A0 Sector Group Protect or Unprotect Data 60h 1 µs CE# WE# OE# Note: For sector group protect, A6:A0 = 0xx0010. For sector group unprotect, A6:A0 = 1xx0010. Figure 23. ...

  • Page 79

    Characteristics Alternate CE# Controlled Erase and Program Operations-S29GL064A Parameter JEDEC Std Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time ...

  • Page 80

    Alternate CE# Controlled Erase and Program Operations-S29GL032A Parameter JEDEC Std Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time ELAX Data Setup Time DVEH DS ...

  • Page 81

    PBA for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes: 1. Figure indicates last two bus cycles of a program or ...

  • Page 82

    Erase And Programming Performance Parameter Sector Erase Time Chip Erase Time Total Write Buffer Program Time (Notes 3, 5) Total Accelerated Effective Write Buffer Program Time (Notes 4, 5) Chip Program Time Notes: 1. Typical program and erase times assume ...

  • Page 83

    TSOP Pin and BGA Package Capacitance Parameter Symbol Parameter Description C Input Capacitance IN C Output Capacitance OUT C Control Pin Capacitance IN2 Notes: 1. Sampled, not 100% tested. 2. Test conditions T ...

  • Page 84

    Physical Dimensions TS048—48-Pin Standard Thin Small Outline Package (TSOP) STANDARD PIN OUT (TOP VIEW SEE DETAIL B SEE DETAIL B - SEE DETAIL A SEE DETAIL A R 0˚ PARALLEL TO L ...

  • Page 85

    TS056—56-Pin Standard Thin Small Outline Package (TSOP) STANDARD PIN OUT (TOP VIEW SEE DETAIL 0. (N/2 TIPS) B SEE DETAIL A ...

  • Page 86

    LAA064—64-Ball Fortified Ball Grid Array (BGA S29GLxxxA MirrorBit™ Flash Family S29GLxxxA_00_A2 January 28, 2005 ...

  • Page 87

    VBN048—48-Ball Fine-pitch Ball Grid Array (BGA) 10x 6 mm Package D Ø0.50 +0.20 1.00 A1 ID. -0.50 A SEATING PLANE A1 PACKAGE VBN 048 JEDEC N/A 10. 6.00 mm NOM PACKAGE ...

  • Page 88

    Revision Summary Revision A (October 13, 2004) Initial Release. Revision A1 (December 17, 2004) Secured Silicon Sector Flash Memory Region Updated Secured Silicon Sector address table with addresses in x8-mode. DC Characteristics (CMOS Compatible) I re-specified over temperature. LIT Corrected ...