HEF4029BD Philips Semiconductors, HEF4029BD Datasheet
HEF4029BD
Available stocks
Related parts for HEF4029BD
HEF4029BD Summary of contents
Page 1
DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4029B MSI Synchronous up/down counter, binary/decade counter Product specification File under Integrated ...
Page 2
... LOW terminal count output (TC). Fig.1 Functional diagram. HEF4029BP(N): 16-lead DIL; plastic (SOT38-1) HEF4029BD(F): 16-lead DIL; ceramic (cerdip) (SOT74) HEF4029BT(D): 16-lead SO; plastic (SOT109- Package Designator North America January 1995 Information on P counter while PL is HIGH, independent of CP ...
Page 3
... Philips Semiconductors Synchronous up/down counter, binary/decade counter January 1995 Fig.3 Logic diagram (continued in Fig.4). 3 Product specification HEF4029B MSI ...
Page 4
... Philips Semiconductors Synchronous up/down counter, binary/decade counter January 1995 Fig.4 Logic diagram (continued from Fig.3). 4 Product specification HEF4029B MSI ...
Page 5
... Philips Semiconductors Synchronous up/down counter, binary/decade counter FUNCTION TABLE PL BIN/DEC Notes HIGH state (the more positive voltage LOW state (the less positive voltage state is immaterial = positive-going clock pulse edge January 1995 UP/ ...
Page 6
... Philips Semiconductors Synchronous up/down counter, binary/decade counter Logic equation for terminal count (BIN DEC January 1995 Fig.6 State diagram; BIN/DEC = HIGH BIN DEC BIN DEC Product specification HEF4029B ...
Page 7
... Philips Semiconductors Synchronous up/down counter, binary/decade counter AC CHARACTERISTICS input transition times SS amb Dynamic power dissipation per package (P) AC CHARACTERISTICS pF; input transition times SS amb Propagation delays HIGH to LOW LOW to HIGH CP TC HIGH to LOW ...
Page 8
... Philips Semiconductors Synchronous up/down counter, binary/decade counter V V Output transition times HIGH to LOW LOW to HIGH January 1995 DD SYMBOL MIN. TYP THL TLH Product specification HEF4029B TYPICAL EXTRAPOLATION MAX. FORMULA 120 ...
Page 9
... Philips Semiconductors Synchronous up/down counter, binary/decade counter AC CHARACTERISTICS pF; input transition times SS amb Minimum clock pulse width; LOW Minimum PL pulse width; HIGH Recovery time for PL Set-up times BIN/DEC CP UP/ Hold times BIN/DEC CP UP/ ...
Page 10
... Philips Semiconductors Synchronous up/down counter, binary/decade counter Fig.7 Waveforms showing minimum pulse width for CP, set-up and hold times for CE to CP, BIN/DEC to CP and UP/DN to CP. Set-up and hold times are shown as positive values but may be specified as negative values. Fig.8 Waveforms showing minimum pulse width for PL, recovery time for PL, and set-up and hold times for ...
Page 11
Acrobat reader. white to force landscape pages to be ... Fig.9 Timing diagram; decade mode LOW LOW; BIN/DEC = LOW. ...
Page 12
Acrobat reader. white to force landscape pages to be ... Fig.10 Timing diagram; binary mode HIGH LOW; BIN/DEC = HIGH. ...
Page 13
... Philips Semiconductors Synchronous up/down counter, binary/decade counter APPLICATION INFORMATION Some examples of applications for the HEF4029B are: Programmable binary and decade counting/frequency synthesizers - BCD output. Analogue-to-digital and digital-to-analogue conversion. Up/down binary counting. Magnitude and sign generation. Up/down decade counting. Difference counting. ...
Page 14
Acrobat reader. white to force landscape pages to be ... Fig.11 Example of parallel clocking when cascading HEF4029B ICs. Note TC lines at all ...