DS2165-DS2165Q

Manufacturer Part NumberDS2165-DS2165Q
Description16/24/32kbps ADPCM Processor
ManufacturerDallas Semiconducotr
DS2165-DS2165Q datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
Page 7/17

Download datasheet (337Kb)Embed
PrevNext
DS2165Q
TIME SLOT ASSIGNMENT/ORGANIZATION
On-board counters establish when PCM and ADPCM I/O occur. The counters are programmed by the
time slot registers. Time slot size (number of bits wide) is determined by the state of CP/
. The number
EX
of time slots available is determined by the state of both CP/
and U/
(Figures 7 through 10). For
EX
A
= 1) and it is set to expect m-law data
example, if the X channel is set to compress (CP/
EX
(U/
= 1), then the input port (XIN) is set up for 32 8-bit time slots and the output port (XOUT) is set up
A
for 64 4-bit time slots. The time slot organization is not dependent on which algorithm has been selected.
Note: Time slots are counted from the frame sync signal starting at the first rising edge of either CLKX
or CLKY after the frame sync.
Figure 7. m-LAW PCM INTERFACE
Figure 8. m-LAW ADPCM INTERFACE
7 of 17