CD74HC243

Manufacturer Part NumberCD74HC243
DescriptionHigh Speed CMOS Logic Quad-Bus Transceiver with Three-State Outputs
ManufacturerTexas Instruments
CD74HC243 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
Page 1/7

Download datasheet (49Kb)Embed
Next
CD74HCT242 was not acquired from Harris Semiconductor.
Data sheet acquired from Harris Semiconductor
SCHS168
November 1997
Features
• Typical Propagation Delay (A to B, B to A) of 7ns at
o
V
= 5V, C
= 15pF, T
= 25
C
CC
L
A
• Three-State Outputs
• Buffered Inputs
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
= 30%, N
IL
at V
= 5V
CC
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
= 0.8V (Max), V
= 2V (Min)
IL
IH
- CMOS Input Compatibility, I
l
Pinout
CD74HCT242, CD74HC243, CD74HCT243
(PDIP, SOIC)
TOP VIEW
OEB
1
NC
2
A0
3
A1
4
A2
5
A3
6
GND
7
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
©
Copyright
Harris Corporation 1997
CD74HCT242, CD74HC243,
Quad-Bus Transceiver with Three-State Outputs
Description
The Harris CD74HCT242, CD74HC243 and CD74HCT243
silicon-gate CMOS three-state bidirectional inverting and
non-inverting buffers are intended for two-way asynchronous
communication between data buses. They have high drive
current outputs which enable high-speed operation when
driving large bus capacitances. These circuits possess the
low power dissipation of CMOS circuits, and have speeds
comparable to low power Schottky TTL circuits. They can
o
o
drive 15 LSTTL loads.
C to 125
C
The CD74HCT242 is an inverting buffer; the CD74HC243
and CD74HCT243 are non-inverting buffers.
The states of the output enables (OEB, OEA) determine
both the direction of flow (A to B, B to A), and the three-state
mode.
= 30% of V
IH
CC
Ordering Information
PART NUMBER
CD74HC243E
1 A at V
, V
OL
OH
CD74HC243M
CD74HCT243M
NOTES:
1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
2. Wafer or die for this part number is available which meets all elec-
trical specifications. Please contact your local sales
14
V
CC
13
OEA
12
NC
11
B0
10
B1
9
B2
8
B3
1
CD74HCT243
High Speed CMOS Logic
TEMP. RANGE
PKG.
o
(
C)
PACKAGE
NO.
-55 to 125
14 Ld PDIP
E14.3
-55 to 125
14 Ld SOIC
M14.15
-55 to 125
14 Ld SOIC
M14.15
1488.1
File Number

CD74HC243 Summary of contents

  • Page 1

    ... Schottky TTL circuits. They can o o drive 15 LSTTL loads 125 C The CD74HCT242 is an inverting buffer; the CD74HC243 and CD74HCT243 are non-inverting buffers. The states of the output enables (OEB, OEA) determine both the direction of fl A), and the three-state mode ...

  • Page 2

    ... CD74HCT242, CD74HC243, CD74HCT243 Functional Diagrams CD74HCT242 OEB DIRECTION 13 SELECT LOGIC OEA CONTROL INPUTS OEB OEA NOTE High Voltage Level L = Low Voltage Level I = Input O = Output (Same Level as Input Output (Inversion of Input Level High Impedance To prevent excess currents in the High Z modes all I/O terminals should be terminated with 10k to 1M resistors ...

  • Page 3

    ... CD74HCT242, CD74HC243, CD74HCT243 Absolute Maximum Ratings DC Supply Voltage -0. Input Diode Current For V < -0. > 0. Output Diode Current For V < -0. > 0. Drain Current, per Output For -0.5V < V < 0. Output Source or Sink Current per Output Pin, I For V > ...

  • Page 4

    ... CD74HCT242, CD74HC243, CD74HCT243 DC Electrical Specifications (Continued) CONDITIONS PARAMETER SYMBOL V (V) I Input Leakage Current GND Quiescent Device Current GND Three-State Leakage Current V IH HCT TYPES High Level Input Voltage Low Level Input Voltage ...

  • Page 5

    ... CD74HCT242, CD74HC243, CD74HCT243 Switching Specifications Input PARAMETER SYMBOL HC TYPES Propagation Delay Data PLH PHL to Outputs (HC243) Output High-Z, to High Level t t PZL, PZH to Low Level Output High Level PHZ, PLZ Output Low Level to High-Z Output Transition Times ...

  • Page 6

    ... CD74HCT242, CD74HC243, CD74HCT243 Test Circuits and Waveforms t = 6ns r 90% INPUT 50% 10% t THL INVERTING OUTPUT t t PLH PHL FIGURE 1. HC AND HCT TRANSITION TIMES AND PROPAGA- TION DELAY TIMES, COMBINATION LOGIC 6ns OUTPUT 90% DISABLE 50% t PLZ OUTPUT LOW TO OFF 10% t PHZ 90% ...

  • Page 7

    ... Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability ...