MC68HC711xxxx Motorola, MC68HC711xxxx Datasheet - Page 92

no-image

MC68HC711xxxx

Manufacturer Part Number
MC68HC711xxxx
Description
Microcontrollers
Manufacturer
Motorola
Datasheet
Resets and Interrupts
5.2.5 System Configuration Options Register
Data Sheet
92
ADPU — Analog-to-Digital Converter Power-Up Bit
CSEL — Clock Select Bit
IRQE — Configure IRQ for Edge-Sensitive-Only Operation Bit
DLY — Enable Oscillator Startup Delay Bit
CME — Clock Monitor Enable Bit
Bit 2 — Unimplemented
CR[1:0] — COP Timer Rate Select Bit
1. Can be written only once in first 64 cycles out of reset in normal mode or at any time in special modes
Refer to
Refer to
Refer to
Analog-to-Digital (A/D)
This control bit can be read or written at any time and controls whether or not
the internal clock monitor circuit triggers a reset sequence when the system
clock is slow or absent. When it is clear, the clock monitor circuit is disabled, and
when it is set, the clock monitor circuit is enabled. Reset clears the CME bit.
Always reads 0
The internal E clock is first divided by 2
system. These control bits determine a scaling factor for the watchdog timer.
See
Address:
Reset:
Read:
Write:
0 = IRQ is configured for level-sensitive operation.
1 = IRQ is configured for edge-sensitive-only operation.
0 = Clock monitor circuit disabled
1 = Slow or stopped clocks cause reset
Table 5-1
Figure 5-2. System Configuration Options Register (OPTION)
Section 3. Analog-to-Digital (A/D)
Section 3. Analog-to-Digital (A/D)
Section 2. Operating Modes and On-Chip Memory
$1039
ADPU
Bit 7
0
for specific timeout settings.
= Unimplemented
Resets and Interrupts
CSEL
6
0
Converter.
IRQE
5
0
(1)
DLY
4
1
(1)
15
before it enters the COP watchdog
Converter.
Converter.
CME
3
0
M68HC11E Family — Rev. 5
2
0
CR1
and
1
0
(1)
Section 3.
MOTOROLA
CR0
Bit 0
0
(1)

Related parts for MC68HC711xxxx