LTC4110EUHF LINER [Linear Technology], LTC4110EUHF Datasheet

no-image

LTC4110EUHF

Manufacturer Part Number
LTC4110EUHF
Description
Battery Backup System Manager
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC4110EUHF
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC4110EUHF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC4110EUHF#PBF
Manufacturer:
NEC
Quantity:
1 686
APPLICATIONS
TYPICAL APPLICATION
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
Complete Backup Battery Manager for Li-Ion/
Polymer, Lead Acid, NiMH/NiCd Batteries and
Super Capacitors
Charge and Discharge Battery with Voltages Above
and Below the Input Supply Voltage
“No Heat” Battery Calibration Discharge Using
System Load
Automatic Battery Backup with Input Supply
Removal Using PowerPath™ Control
Standalone for Li-Ion/Polymer, SLA, and Supercaps
Optional SMBus/I
Capacity Calibration Operation with Host
Over- and Under-Battery Voltage Protection
Adjustable Battery Float Voltage
Precision Charge Voltage ±0.5%
Programmable Charge/Calibration Current Up to
3A with ±3% Accuracy
Optional Temperature Qualifi ed Charging
Wide Backup Battery Supply Range: 2.7V to 19V
Wide Input Supply Range: 4.5V to 19V
38-Lead (5mm × 7mm) QFN Package
Backup Battery Systems
Server Memory Backup
Medical Equipment
High Reliability Systems
SET POINT
DCIN
0V
UVLO
SYSTEM LOAD
Battery Backup System Manager
DCDIV
INID
OFF
BACKUP LOAD (DCOUT)
2
C Support Allows Battery
LTC4110
BATID
ON
CHGFET
DCHFET
CURRENT FLOW
ON
4110 F01
BATTERY
DESCRIPTION
L, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. PowerPath
is a trademark of Linear Technology Corporation. All other trademarks are the property of their
respective owners.
The LTC
fl yback battery charge and discharge manager with auto-
matic switchover between the input supply and the backup
battery or super capacitor. The IC provides four modes of
operation: battery backup, battery charge, battery calibra-
tion and shutdown. Battery backup and battery charge are
automatic standalone modes, while the optional calibration
mode requires a CPU host to communicate over an SMBus.
During calibration the fl yback charger is used in reverse
to discharge the battery with a programmable constant
current into the system load eliminating heat generation.
Three status outputs can be individually reconfi gured over
the SMBus to become GPIOs. User programmable over-
discharge protection is provided. The SHDN pin isolates
the battery to support shipping the product with a charged
battery installed.
Multiple LTC4110s can be combined to form a redundant
battery backup system or increase the number of battery
packs to achieve longer backup run times.
The LTC4110 is available in a low profi le (0.75mm), 38-pin
5mm × 7mm QFN package. The QFN features an exposed
metal die mount pad for optimum thermal performance.
®
4110 is a complete single chip, high effi ciency,
Server Backup System (In Backup Mode)
HOST CPU
System Manager
MANAGER
BATTERY
LTC4110
BACKUP
SYSTEM
Battery Backup
I
2
C BUS
CURRENT FLOW
(MEMORY, ETC.)
SYSTEM LOAD
BACKUP LOAD
(DC/DC, ETC.)
BATTERY
LTC4110
4110 TA01b
4110fa
1

Related parts for LTC4110EUHF

LTC4110EUHF Summary of contents

Page 1

FEATURES n Complete Backup Battery Manager for Li-Ion/ Polymer, Lead Acid, NiMH/NiCd Batteries and Super Capacitors n Charge and Discharge Battery with Voltages Above and Below the Input Supply Voltage n “No Heat” Battery Calibration Discharge Using System Load n ...

Page 2

... LTC4110EUHF#PBF LTC4110EUHF#TRPBF LEAD BASED FINISH TAPE AND REEL LTC4110EUHF LTC4110EUHF#TR Consult LTC Marketing for parts specifi ed with wider operating temperature ranges. For more information on lead free part marking, go to: For more information on tape and reel specifi cations, go to: 2 PIN CONFIGURATION ...

Page 3

ELECTRICAL CHARACTERISTICS temperature range, otherwise specifi cations are at T GND = SGND = CLP = CLN = SHDN = 0V and R are negative. All voltages are referenced to GND, unless otherwise specifi ed. SYMBOL PARAMETER Power Input DCIN ...

Page 4

LTC4110 ELECTRICAL CHARACTERISTICS temperature range, otherwise specifi cations are at T GND = SGND = CLP = CLN = SHDN = 0V and R are negative. All voltages are referenced to GND, unless otherwise specifi ed. SYMBOL PARAMETER V Battery ...

Page 5

ELECTRICAL CHARACTERISTICS temperature range, otherwise specifi cations are at T GND = SGND = CLP = CLN = SHDN = 0V and R are negative. All voltages are referenced to GND, unless otherwise specifi ed. SYMBOL PARAMETER Input and Battery ...

Page 6

LTC4110 ELECTRICAL CHARACTERISTICS temperature range, otherwise specifi cations are at T GND = SGND = CLP = CLN = SHDN = 0V and R are negative. All voltages are referenced to GND, unless otherwise specifi ed. SYMBOL PARAMETER V THB ...

Page 7

TYPICAL PERFORMANCE CHARACTERISTICS Typical CHGFET and DCHFET Waveforms 5V/DIV 0V 4110 G01 500ns/DIV V = 12V 12V (NiMH) BAT Battery Leakage in Idle Mode – IBIDL 140 120 100 – ...

Page 8

LTC4110 PIN FUNCTIONS DCIN (Pin 1): External DC Power Sense Input. Provides a control input and supply for the main supply ideal diode function. CLN (Pin 2): Current Limit Sense Negative Input. See CLP pin. CLP (Pin 3): Current Limit ...

Page 9

PIN FUNCTIONS ACPb (Pin 13): AC Present Status Digital Output. Open- Drain N-MOSFET output is asserted low when the main supply is present as detected by the DCDIV pin and internal DCIN UVLO. V (Pin 14): Battery Discharge Voltage Limit ...

Page 10

LTC4110 PIN FUNCTIONS BAT (Pin 31): Battery Voltage Sense Input. This pin is used to monitor the battery and control charging voltage through an internal resistor divider connected to this pin that is disconnected in shutdown mode. Also provides a ...

Page 11

BLOCK DIAGRAM INID 38 DCIN 1 GND REGULATOR CLP 3 CLN 2 DCDIV REF V 16 CHG V 15 CAL V 14 DIS SELC 30 TYPE 19 SHDN 6 SDA 7 SCL 8 ...

Page 12

LTC4110 OPERATION OVERVIEW In the typical application, the LTC4110 is placed in series with main power supply that powers all or part of the system, which must include the device(s) or system that needs battery backup. The LTC4110 has four ...

Page 13

OPERATION and ranges. It should be noted that even if the LTC4110 TYPE pin is not set to a smart battery mode, any SMBus commands sent by a host or a smart battery are still acted upon. For SuperCap support, ...

Page 14

LTC4110 OPERATION SYSTEM LOAD BACKUP LOAD DCIN ON OFF CURRENT FLOW INID BATID CHGFET LTC4110 DCHFET Figure 2. Charge Mode Operation for the battery chemistry selected. Specifi cally the TIMER pin becomes active and used to detect faults conditions or ...

Page 15

OPERATION PWM STOPPED (BATTERY OVP) 14 ANY CHARGE STATE 8 STOP CHARGE (OVERTEMPERATURE) Figure 3. Standard Li-Ion Charge State Diagram (Does Not Include Calibration) # Logic Event (T = True False) [Notes] 1 RES_OR = F & DCDIV ...

Page 16

LTC4110 OPERATION When the battery voltage exceeds the bulk charge threshold (V ), the charger begins the bulk charge portion of the BC charge cycle. As the battery accepts charge, the voltage increases. Constant-current charge continues until the battery approaches ...

Page 17

OPERATION PWM STOPPED (BATTERY OVP) 11 ANY CHARGE STATE 8 OFF (OVERTEMPERATURE) Figure 4. Smart Battery Charge State Diagram (Does Not Include Calibration) # Logic Event (T = True False) [Notes] 1 RES_OR = F & DCDIV pin ...

Page 18

LTC4110 OPERATION SMBUS WAKE-UP CHARGE STATE The battery will be charged with a fi xed “wake-up” current regardless of previous ChargingCurrent() and Charging- Voltage() register values during wake-up charging. The cur- rent is identical to the preconditioning charge current which ...

Page 19

OPERATION • The SafetySignal is registering RES_OR. Charge is stopped. The LTC4110 enters the reset state. • The AC power is no longer present (DCDIV < V DCIN < UVLO). The LTC4110 enters the reset state. • ALARM_INHIBITED is set ...

Page 20

LTC4110 OPERATION • The CAL_START bit in the BBuControl() register is set. The LTC4110 enters the calibration state. • The battery thermistor is registering RES_OR. The LTC4110 enters the reset state. LEAD ACID BATTERY CHARGE MODE The charger is programmed ...

Page 21

OPERATION STOPPED (BATTERY OVP) 7 ANY CHARGE STATE 5 (OVERTEMPERATURE) Figure 5. SLA Charge State Diagram (Does Not Include Calibration) # Logic Event (T = True False) [Notes] 1 RES_OR = F & DCDIV pin = T & ...

Page 22

LTC4110 OPERATION system load not be adequate to absorb the current. The primary protection is accomplished with an external current sense resistor (R ), connected between the CLP and CLN CL pins, through which the system load current fl ows. ...

Page 23

OPERATION RESUME STATE CALIBRATION MODE Logic Event (T = True False) [Notes] 1 RES_OR = F & DCDIV pin = T & SHDN pin = F & CAL_FLT = F & CAL_START = T 2 RES_OR ...

Page 24

LTC4110 OPERATION The micropower shutdown state will be maintained if the DCIN supply is removed and suffi cient battery voltage is present (V ≥ 2.7V). When DCIN is reapplied as detected BAT by the UVLO (see V ), regardless of ...

Page 25

OPERATION Where rate of the battery I = Programmed charging current CHG For Example charge a 3Ah battery with 1A current, then x = 15. SAFETYSIGNAL DECODER Table 3. SafetySignal State Ranges (Except SLA) SafetySignal ...

Page 26

LTC4110 OPERATION The three I/O outputs, GPIO1, GPIO2 and GPIO3 are digital I/O pins with two modes of operation. 1) General Purpose I/O 2) Status Reporting A host can set the mode of each I/O pin with each I/O pin’s ...

Page 27

OPERATION Table 5c. GPIO2 Modes HOST PROGRAMMED BIT SETTINGS GPIO_2_EN GPIO_2_OUT Table 5d. GPIO2 Power Up Mode (SELA = 0.5 • V FORCED BIT SETTINGS GPIO_2_EN GPIO_2_OUT 1 X Table 5e. GPIO3 ...

Page 28

LTC4110 OPERATION processed to allow compliance with smart battery charge and discharge termination and protection control. How- ever, there is no actual value processing of the voltage or current charge commands. IC will acknowledge all smart battery write commands, but ...

Page 29

OPERATION Table 6. Register Command Set Descriptions (XxxxXxxx() – Register Byte, XXXXXXXX – Status Bit) LABEL DESCRIPTION ChargerStatus() – Read Only. The SMBus host uses this command to read the LTC4110’s charge status bits. AC_PRESENT Set to 1 when suffi ...

Page 30

LTC4110 OPERATION LABEL DESCRIPTION OVER_TEMP_ALARM Set to one indicates battery is temperature is out of range. Setting this bit will stop both a calibration process and a charging process (default = zero). TERMINATE_DISCHARGE_ALARM Set to one indicates battery requesting discharge ...

Page 31

OPERATION LABEL DESCRIPTION GPIO_1_CHG Set to one sends an inverted CHG_ON (internal register, set to 1 when either CHG_STATE_0 or CHG_STATE_1 is set to 1) status signal out to the GPIO1 pin. If this bit is set, the value of ...

Page 32

LTC4110 OPERATION Table 7. Summary of Supported SMBus Functions SMBus Command Function Access Address Code ChargerStatus( ) 7’b0001_ 8'h13 001 Read Charging- 7’b0001_ 8'h14 Current( ) 001 Write Charging- 7’b0001_ 8'h15 Voltage( ) 001 Write Alarm- 7’b0001_ 8'h16 Warning( ) ...

Page 33

APPLICATIONS INFORMATION The fi rst confi guration option to set for the LTC4110 is the type and cell count of the battery you wish to use. Pins TYPE and SELC are use to set this confi guration. Please note NiMH ...

Page 34

LTC4110 APPLICATIONS INFORMATION SOFT-START The LTC4110 is soft-started with the 0.1μF capacitor on the I pin. On start-up, the I pin voltage will rise quickly 0.1V, then ramp rate set by the internal 24μA ...

Page 35

APPLICATIONS INFORMATION the highest current fl ow between charge and calibration modes, whichever is greater. 100 SNS BAT ( ) I MAX See Table 10 for example values. R accuracy is intentionally made very high to permit ...

Page 36

LTC4110 APPLICATIONS INFORMATION to monitor the primary current in both sides with a single R resistor, both transformer windings must be SNS(FET) connected prior Since the secondary phase SNS(FET) is always 180 degrees out of phase with ...

Page 37

APPLICATIONS INFORMATION PROGRAMMING CHARGE VOLTAGE Depending on the battery chemistry chosen by the TYPE pin, a charge termination voltage or a fl oat voltage will be required. The difference between the two is time. A fl oat voltage is applied ...

Page 38

LTC4110 APPLICATIONS INFORMATION (1 – k3) • • R – – Figure 16. Lead Acid Temperature Compensation fl oat voltage = 2.5V at 25°C with a temperature ...

Page 39

APPLICATIONS INFORMATION R1 = resistor connected between DCDIV and GND R2 = resistor connected between supply input and DCDIV V = reference voltage 1.220V BGR For example, if supply input = 12V and backup starts when it drops to 11V, ...

Page 40

LTC4110 APPLICATIONS INFORMATION where V = adjusted cutoff threshold voltage CUTOFF voltage CAL DIS CAL DIS V =1.220V BGR The resistor divider connected to V REF See the Programming Charge Time with TIMER ...

Page 41

APPLICATIONS INFORMATION Avoid capacitors with high leakage currents. See the Programming Charge Time with TIMER and V section for details concerning the V delay open the ACPDLY pin. BAT PIN CURRENT IN IDLE MODE When LTC4110 is in IDLE mode ...

Page 42

LTC4110 APPLICATIONS INFORMATION Example 12V 300kHz, Q DCIN OSC I = 3mA 144mW D SNUBBER DESIGN The values given in the applications schematics have been found to work quite well for this 12V-1A ...

Page 43

APPLICATIONS INFORMATION The V ratings of the MOSFETs need to be higher than DS these values. The MOSFET current ratings for the primary side must be higher than I , which is I PRI PRI(CHG) and Calibration mode respectively. See ...

Page 44

LTC4110 APPLICATIONS INFORMATION that the power dissipated is never allowed to rise above the manufacturer’s recommended maximum level. Switching transition time is another consideration. When the LTC4110 senses a need to switch any PowerPath MOSFETs on or off time delays ...

Page 45

APPLICATIONS INFORMATION INPUT AND OUTPUT CAPACITORS The LTC4110 uses a synchronous fl yback regulator to provide high battery charging current. A chip ceramic capacitor is recommended for both the input and output capacitors because it provides low ESR and ESL ...

Page 46

LTC4110 APPLICATIONS INFORMATION OPERATION WITH DUAL BACKUP SYSTEMS If a dual backup system consisting of two LTC4110s each with its own backup battery is needed and a SMBus is used, each LTC4110 should be programmed by the SELA pin to ...

Page 47

APPLICATIONS INFORMATION PCB LAYOUT CONSIDERATIONS For maximum effi ciency, the switch node rise and fall times should be minimized. To prevent magnetic and electrical fi eld (EMI) radiation and high frequency resonant problems, proper layout of the components connected to ...

Page 48

LTC4110 TYPICAL APPLICATIONS Battery Backup System Manager Controlling a Six-Series Cell R CL 0.02Ω SUPPLY 1W INPUT (12V) 0.1μF 8.66k LOW ESR 1.21k 7.32k 24.3k 25. – 36.5k 16. 84.5k – ...

Page 49

TYPICAL APPLICATIONS Battery Backup System Manager Controlling a Nine-Series Cell NiMH Battery with R CL 0.02Ω SUPPLY 1W INPUT (12V) 0.1μF 8.66k LOW ESR 1.21k DCIN CLN CLP DCDIV R 1.13k THA THA R 54.9k THB THB V REF 49.9k ...

Page 50

LTC4110 TYPICAL APPLICATIONS 50 4110fa ...

Page 51

PACKAGE DESCRIPTION 5.50 0.05 4.10 0.05 3.00 REF 5.00 0.10 PIN 1 TOP MARK (SEE NOTE 6) 7.00 0.10 NOTE: 1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE M0-220 VARIATION WHKD 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN ...

Page 52

LTC4110 TYPICAL APPLICATION Battery Backup System Manager Controlling a Three-Series Cell Li-Ion, Gas Gauge Smart Battery with Calibration Managed by Host Processor SUPPLY INPUT (12V) 8.66k 1.21k 15ms ACPDLY 7HR TIMER LOW CURRENT BACKUP DESIGN 2.8V CUTOFF VOLTAGE FOR V ...

Related keywords