ICS83056AI01 ICST [Integrated Circuit Systems], ICS83056AI01 Datasheet
ICS83056AI01
Related parts for ICS83056AI01
ICS83056AI01 Summary of contents
Page 1
Integrated Circuit Systems, Inc ENERAL ESCRIPTION The ICS83056I- 6-bit, 2:1, Single-ended Mul- ICS tiplexer and a member of the HiPerClockS™ fam- ily of High Performance Clock Solutions from ICS. HiPerClockS™ The ICS83056I-01 has two selectable single-ended ...
Page 2
Integrated Circuit Systems, Inc ABLE IN ESCRIPTIONS ...
Page 3
Integrated Circuit Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Package Thermal Impedance, JA Storage Temperature, T -65°C to 150°C STG T 4A. P ...
Page 4
Integrated Circuit Systems, Inc. T 4C. LVCMOS/LVTTL DC C ABLE HARACTERISTICS ...
Page 5
Integrated Circuit Systems, Inc 3.3V ± 5%, V ABLE HARACTERISTICS ...
Page 6
Integrated Circuit Systems, Inc ABLE HARACTERISTICS ...
Page 7
Integrated Circuit Systems, Inc. The spectral purity in a band at a specific offset from the funda- mental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise ...
Page 8
Integrated Circuit Systems, Inc. P ARAMETER 1.65V± DDO LVCMOS GND -1.65V±5% 3.3V C /3. ORE UTPUT OAD 2.05V±5% 1.25V± DDO LVCMOS GND -1.25V±5% 3.3V C /2. ...
Page 9
Integrated Circuit Systems, Inc CLK0, CLK1 2 V DDO Q0: ROPAGATION ELAY CLKx Q0:Q5 t PD1 CLKy Q0:Q5 t PD2 I S NPUT KEW 83056AGI-01 PRELIMINARY 20% Clock Outputs UTPUT ...
Page 10
Integrated Circuit Systems, Inc ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in ...
Page 11
Integrated Circuit Systems, Inc ACKAGE UTLINE UFFIX FOR T ABLE S Y Reference Document: JEDEC Publication 95, MO-153 83056AGI-01 PRELIMINARY TSSOP EAD ACKAGE IMENSIONS ...
Page 12
Integrated Circuit Systems, Inc ABLE RDERING NFORMATION ...