LMK01000ISQ NSC [National Semiconductor], LMK01000ISQ Datasheet

no-image

LMK01000ISQ

Manufacturer Part Number
LMK01000ISQ
Description
1.6 GHz High Performance Clock Buffer, Divider, and Distributor
Manufacturer
NSC [National Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMK01000ISQ/NOPB
Manufacturer:
TI
Quantity:
1 400
Part Number:
LMK01000ISQE/NOPB
Manufacturer:
TI
Quantity:
1 400
Part Number:
LMK01000ISQE/NOPB
Manufacturer:
NS
Quantity:
510
Part Number:
LMK01000ISQX/NOPB
Manufacturer:
IR
Quantity:
23 000
© 2008 National Semiconductor Corporation
LMK01000/LMK01010/LMK01020
1.6 GHz High Performance Clock Buffer, Divider, and
Distributor
General Description
The LMK01000/LMK01010/LMK01020 family provides an
easy way to divide and distribute high performance clock sig-
nals throughout the system. These devices provide best-in-
class noise performance and are designed to be pin-to-pin
and footprint compatible with LMK03000/LMK02000 family of
precision clock conditioners.
The LMK01000/LMK01010/LMK01020 family features two
programmable clock inputs (CLKin0 and CLKin1) that allow
the user to dynamically switch between different clock do-
mains.
Each device features 8 clock outputs with independently pro-
grammable dividers and delay adjustments. The outputs of
the device can be easily synchronized by an external pin
(SYNC*).
Target Applications
System Diagram
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
High performance Clock Distribution
Wireless Infrastructure
Medical Imaging
Wired Communications
Test and Measurement
Military / Aerospace
300428
Features
30 fs additive jitter (100 Hz to 20 MHz)
Dual clock inputs
Programmable output channels (0 to 1600 MHz)
— LMK01000: 3 LVDS outputs (CLKout0 - CLKout2) + 5
— LMK01010: 8 LVDS outputs
— LMK01020: 8 LVPECL outputs
— Channel divider values of 1, 2 to 510 (even divides)
— Programmable output skew control
External synchronization
Pin compatible family of clocking devices
3.15 to 3.45 V operation
Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)
LVPECL outputs (CLKout3 - CLKout7)
30042806
March 6, 2008
www.national.com

Related parts for LMK01000ISQ

LMK01000ISQ Summary of contents

Page 1

LMK01000/LMK01010/LMK01020 1.6 GHz High Performance Clock Buffer, Divider, and Distributor General Description The LMK01000/LMK01010/LMK01020 family provides an easy way to divide and distribute high performance clock sig- nals throughout the system. These devices provide best-in- class noise performance and are ...

Page 2

Functional Block Diagram Connection Diagram www.national.com 48-Pin LLP Package 2 30042801 30042802 ...

Page 3

Pin Descriptions Pin # 9,10 13, 16, 19, 22, 26, Vcc1, Vcc2, Vcc3, Vcc4, Vcc5, Vcc6, Vcc7, 30, 31, 33, 37, 40, 43, 46 Vcc8, Vcc9, Vcc10, Vcc11, Vcc12, Vcc13, Vcc14 4 5 ...

Page 4

Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Parameter Power Supply Voltage Input Voltage Storage Temperature Range Lead Temperature (solder 4 s) Junction Temperature Recommended Operating Conditions ...

Page 5

Symbol Parameter Delay Maximum Allowable Delay(Note 8) CLKout Allowable divide range. (Note that 1 is Divide CLKoutX the only allowable odd divide value) Jitter Additive RMS Jitter (Note 7) ADD Noise Floor Divider Noise Floor(Note 7) t CLKoutX to CLKoutY ...

Page 6

Symbol Parameter Jitter Additive RMS Jitter(Note 7) ADD Noise Floor Divider Noise Floor(Note 7) t CLKoutX to CLKoutY (Note 8) SKEW V Output High Voltage OH V Output Low Voltage OL V Differential Output Voltage OD V High-Level Input Voltage ...

Page 7

Symbol Parameter V High-Level Input Voltage IH V Low-Level Input Voltage IL I High-Level Input Current IH I Low-Level Input Current IL t Data to Clock Set Up Time CS t Data to Clock Hold Time CH t Clock Pulse ...

Page 8

Typical Performance Characteristics LVDS Single-Ended Peak to Peak Voltage LVDS Output Noise Floor Delay Noise Floor (Adds to Output Noise Floor) www.national.com LVPECL Single-Ended Peak to Peak Voltage 30042807 LVPECL Output Noise Floor 30042809 30042811 8 30042808 30042810 ...

Page 9

Functional Description The LMK010X0 family of clock distribution devices include a programmable divider, a phase synchronization circuit, a pro- grammable delay, a clock output mux, and an LVDS or LVPECL output buffer in each channel. This allows multiple integer-related ...

Page 10

General Programming Information The LMK01000/LMK01010/LMK01020 grammed using several 32-bit registers which control the device's operation. The registers consist of a data field and an address field. The last 4 register bits, ADDR[3:0] form the address field. The remaining 28 ...

Page 11

CLKout0 CLKout1 CLKout2 _EN _EN _EN RESET Register CLKout3 CLKout4 CLKout5 CLKout6 _EN _EN _EN _EN 11 CLKout7 _EN POWERDOWN EN_CLKout _Global CLKin _SELECT www.national.com ...

Page 12

REGISTER Registers R0 through R7 control the eight clock outputs. Reg- ister R0 controls CLKout0, Register R1 controls CLKout1, and so on. There is one additional bit in register R0 called RESET. Default Bit Name Bit ...

Page 13

CLKoutX_EN bit Conditions 0 EN_CLKout_Global bit = 1 GOE pin = High / No 1 Connect 1 2.4 REGISTER R9 and R14 The LMK01000 family requires register R14 to be pro- grammed as shown in the register map (see 2.2). ...

Page 14

Application Information 3.1 SYSTEM LEVEL DIAGRAM The following shows the LMK01000LMK01010/LMK01020 in a typical application. In this setup the clock may be divided, skewed, and redistributed. www.national.com FIGURE 1. Typical Application 14 30042870 ...

Page 15

CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS ( Vcc = 3 25° Block Condition Core Current All outputs disabled. Includes input buffer currents. Low clock buffer The low clock buffer is enabled anytime one ...

Page 16

THERMAL MANAGEMENT Power consumption of the LMK01000/LMK01010/LMK01020 can be high enough to require attention to thermal manage- ment. For reliability and performance reasons the die tem- perature should be limited to a maximum of 125 °C. That is, as ...

Page 17

... Physical Dimensions inches (millimeters) unless otherwise noted Order Number Package Marking LMK01000ISQ K01000 I LMK01000ISQX K01000 I LMK01010ISQ K01010 I LMK01010ISQX K01010 I LMK01020ISQ K01020 I LMK01020ISQX K01020 I Leadless Leadframe Package (Bottom View) 48 Pin LLP (SQA48A) Package Packing 250 Unit Tape and Reel 2500 Unit Tape and Reel ...

Page 18

For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock Conditioners www.national.com/timing Data Converters www.national.com/adc Displays www.national.com/displays Ethernet www.national.com/ethernet Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators ...

Related keywords