M4T32-BR12SHX STMICROELECTRONICS [STMicroelectronics], M4T32-BR12SHX Datasheet - Page 16

• Manufacturer Part Number: M4T32-BR12SHX
• Description: Serial real-time clock with 44 bytes NVRAM and reset
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

3.2
Note:
3.3
16/41
Read and write cycles
Address and data are shifted MSB first into the Serial Data Input (SDI) and out of the Serial
Data Output (SDO). Any data transfer considers the first bit to define whether a READ or
WRITE will occur. This is followed by seven bits defining the address to be read or written.
Data is transferred out of the SDO for a READ operation and into the SDI for a WRITE
operation. The address is always the second through the eighth bit written after the Enable
(E) pin goes low. If the first bit is a '1,' one or more WRITE cycles will occur. If the first bit is a
'0,' one or more READ cycles will occur (see Figure
page
Data transfers can occur one byte at a time or in multiple byte burst mode, during which the
address pointer will be automatically incremented. For a single byte transfer, one byte is
read or written and then E is driven high. For a multiple byte transfer all that is required is
that E continue to remain low. Under this condition, the address pointer will continue to
increment as stated previously. Incrementing will continue until the device is deselected by
taking E high. The address will wrap to 00h after incrementing to 3Fh.
The system-to-user transfer of clock data will be halted whenever the address being read is
a clock address (00h to 07h). Although the clock continues to maintain the correct time, this
will prevent updates of time and date during either a READ or WRITE of these address
locations by the user. The update will resume either due to a deselect condition or when the
pointer increments to an non-clock or RAM address (08h to 3Fh).
This is true both in READ and WRITE mode.
Data retention mode
With valid V
WRITE cycles. Should the supply voltage decay, the M41T94 will automatically deselect,
write protecting itself when V
page
returns to nominal levels. When V
is switched from the V
time, and the clock registers are maintained from the attached battery supply. All outputs
become high impedance. On power up, when V
protection continues for t
during this time (see
should be taken high for at least t
For a further more detailed review of battery lifetime calculations, please see Application
Note AN1012.
17).
32). At this time, the reset pin (RST) is driven active and will remain active until V
CC
applied, the M41T94 can be accessed as described above with READ or
Figure 17 on page
CC
REC
pin to the SNAPHAT battery (or external battery for SO16) at this
CC
by internally inhibiting E. The RST signal also remains active
falls between V
EHEL
CC
falls below the switch-over voltage (V
, then low.
32). Before the next active cycle, Chip Enable
PFD
CC
returns to a nominal value, write
(max) and V
Figure 9 on page 17
PFD
(min) (see
and
SO
), power input
Figure 10 on
Figure 17 on
CC