PCF2129AT NXP [NXP Semiconductors], PCF2129AT Datasheet

no-image

PCF2129AT

Manufacturer Part Number
PCF2129AT
Description
Integrated RTC, TCXO and quartz crystal
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF2129AT
Manufacturer:
NXP
Quantity:
3
Part Number:
PCF2129AT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF2129AT/1
Manufacturer:
NXP
Quantity:
12 246
Part Number:
PCF2129AT/1
Manufacturer:
NXP
Quantity:
11 741
Part Number:
PCF2129AT/1,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF2129AT/1Ј¬512
Manufacturer:
PH3
Quantity:
3 040
Part Number:
PCF2129AT/2
0
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP
Quantity:
100
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP
Quantity:
30
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP
Quantity:
250
Part Number:
PCF2129AT/2,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
1. General description
2. Features
1.
The definition of the abbreviations and acronyms used in this data sheet can be found in
The PCF2129A is a CMOS
Compensated Crystal (Xtal) Oscillator (TCXO) and a 32.768 kHz quartz crystal optimized
for very high accuracy and very low power consumption. The PCF2129A has a selectable
I
function, a timestamp function, and many other features.
2
C-bus or SPI-bus, a backup battery switch-over circuit, a programmable watchdog
PCF2129A
Integrated RTC, TCXO and quartz crystal
Rev. 01 — 13 January 2010
Temperature Compensated Crystal Oscillator (TCXO) with integrated capacitors
Accuracy: ±3 ppm from −15 °C to +60 °C
Integration of a 32.768 kHz quartz crystal and oscillator in the same package
Provides year, month, day, weekday, hours, minutes, and seconds
Timestamp function
Two line bidirectional 1 MHz Fast-mode Plus (Fm+) I
pin SDA)
3 line SPI-bus with separate data input and output (maximum speed 6.5 Mbit/s)
Battery backup input pin and switch-over circuitry
Battery backed output voltage pin
Battery low detection function
Extra power fail detection function with input and output pins
Power-On Reset Override (PORO)
Oscillator stop detection function
Interrupt output (open-drain)
Programmable 1 second or 1 minute interrupt
Programmable watchdog timer with interrupt and reset capability
Programmable alarm function with interrupt capability
Programmable square wave open-drain output pin
Clock operating voltage: 1.2 V to 4.2 V
Low supply current: typical 0.65 μA at V
Automatic leap year correction
with interrupt capability
detection of two different events on one multilevel input pin (e.g. for tamper
detection)
1
real time clock and calendar with an integrated Temperature
DD
= 3.0 V and T
Section
2
C-bus interface (I
17.
amb
= 25 °C
Product data sheet
OL
= 20 mA at

Related parts for PCF2129AT

PCF2129AT Summary of contents

Page 1

PCF2129A Integrated RTC, TCXO and quartz crystal Rev. 01 — 13 January 2010 1. General description The PCF2129A is a CMOS Compensated Crystal (Xtal) Oscillator (TCXO) and a 32.768 kHz quartz crystal optimized for very high accuracy and very low ...

Page 2

... Timekeeping instruments with high precision GPS equipment to reduce time to first fix Applications that require an accurate process timing Products with long automated unattended operation time 4. Ordering information Table 1. Type number Package PCF2129AT/1 SO20 5. Marking Table 2. Type number PCF2129AT/1 PCF2129A_1 Product data sheet ...

Page 3

NXP Semiconductors 6. Block diagram CLKOUT BBS V DD BATTERY BACK UP V SWITCH-OVER BAT CIRCUITRY V SS OSCILLATOR MONITOR SPI-BUS INTERFACE SDA/CE SERIAL BUS SDO INTERFACE SDI SELECTOR SCL IFS 2 I C-BUS INTERFACE TS Fig 1. Block diagram ...

Page 4

NXP Semiconductors 7. Pinning information 7.1 Pinning Top view. For mechanical details, see Fig 2. Pin configuration for PCF2129A (SO20) 7.2 Pin description Table 3. Symbol SCL SDI SDO SDA/CE IFS TS CLKOUT V SS n.c. INT BBS V BAT ...

Page 5

NXP Semiconductors 8. Functional description The PCF2129A is a Real Time Clock and calendar (RTC) with an on-chip Temperature Compensated crystal (Xtal) Oscillator (TCXO) and a 32.768 kHz quartz crystal integrated into the same package. Address and data are transferred ...

Page 6

NXP Semiconductors • Address registers 1Ah and 1Bh are for internal use only. • The registers Seconds, Minutes, Hours, Days, Months, and Years are all coded in Binary Coded Decimal (BCD) format to simplify application use. Other registers are either ...

Page 7

NXP Semiconductors Table 4. Register overview …continued Bit positions labeled as - are not implemented and will return 0 when read. Bits labeled as T must always be written with logic 0. Bits labeled as X are undefined at power-on ...

Page 8

NXP Semiconductors 8.2 Control registers PCF2129A has 28 8-bit registers. The first 3 registers with the addresses 00h, 01h, and 02h are used as control registers. 8.2.1 Register Control_1 Table 5. Bit Symbol 7 EXT_TEST STOP 4 ...

Page 9

NXP Semiconductors 8.2.2 Register Control_2 Table 6. Bit Symbol 7 MSF 6 WDTF 5 TSF2 TSIE 1 AIE 0 T [1] Default value. [2] When writing to the register this bit has always to be ...

Page 10

NXP Semiconductors 8.2.3 Register Control_3 Table 7. Bit Symbol PWRMNG[2:0] 4 BTSE BLF 1 BIE 0 BLIE [1] Values see [2] Default value. PCF2129A_1 Product data sheet Control_3 - control and status register 3 ...

Page 11

NXP Semiconductors 8.3 Register CLKOUT_ctl Table 8. Bit Symbol TCR[1: COF[2:0] 8.3.1 Temperature compensated crystal oscillator The frequency of tuning fork quartz crystal oscillators are temperature-dependent. In the PCF2129A the ...

Page 12

NXP Semiconductors Table 10. COF[2:0] 000 001 010 011 100 101 110 111 [1] Duty cycle definition: % HIGH-level time : % LOW-level time. PCF2129A_1 Product data sheet CLKOUT frequency selection CLKOUT frequency (Hz) 32768 16384 8192 4096 2048 1024 ...

Page 13

NXP Semiconductors 8.4 Register Aging_offset Table 11. Bit Symbol AO[3:0] 8.4.1 Crystal aging correction The PCF2129A has an aging offset register Aging_offset to correct the crystal aging 2 effects . The accuracy of ...

Page 14

NXP Semiconductors 8.5 Power management functions The PCF2129A has two power supply pins and one power output pin: • the main power supply input pin DD • the battery backup input pin BAT • BBS - ...

Page 15

NXP Semiconductors When a power failure condition occurs and the power supply switches to the battery the following sequence occurs: 1. The battery switch flag BF (register Control_3) is set logic interrupt is generated if the control ...

Page 16

NXP Semiconductors The direct switching mode is useful in systems where V The direct switching mode is not recommended if the V (e. 3 reduced compared to the standard mode because the monitoring of V ...

Page 17

NXP Semiconductors Fig 6. Battery switch-over circuit, simplified block diagram The internal power supply (available on pin BBS) is equal to V assured that there are decoupling capacitors on the pins V 8.5.2 Battery backup supply The V BBS on ...

Page 18

NXP Semiconductors The output pin BBS can be used as a supply for battery backup devices such as SRAM (see Ref driven from V BBS 8.5.3 Battery low detection function The PCF2129A has a battery low detection ...

Page 19

NXP Semiconductors 8.6 Oscillator stop detection function The PCF2129A has an on-chip oscillator detection circuit which monitors the status of the oscillation: whenever the oscillation stops, a reset occurs and the oscillator stop flag OSF (in register Seconds) is set ...

Page 20

NXP Semiconductors 8.7 Reset function The PCF2129A has a Power-On Reset (POR) and a Power-On Reset Override (PORO) function implemented. 8.7.1 Power-On Reset (POR) The POR is active whenever the oscillator is stopped. The oscillator is also considered to be ...

Page 21

NXP Semiconductors The setting of the PORO mode requires that POR_OVRD in register Control_1 is set logic 1 and that the signals at the interface pins SDA/CE and SCL are toggled as illustrated in Figure 12. All timings shown are ...

Page 22

NXP Semiconductors 8.8 Time and date function The majority of this registers are coded in the Binary Coded Decimal (BCD) format. 8.8.1 Register Seconds Table 15. Bit Symbol 7 OSF SECONDS [1] Start-up value. ...

Page 23

NXP Semiconductors 8.8.3 Register Hours Table 18. Bit Symbol hour mode 5 AMPM 4 HOURS hour mode HOURS [1] Hour mode is set by the ...

Page 24

NXP Semiconductors 8.8.6 Register Months Table 22. Bit Symbol MONTHS Table 23. Month January February March April May June July August September October November December 8.8.7 Register Years Table 24. Bit Symbol ...

Page 25

NXP Semiconductors 8.8.8 Setting and reading the time Figure 13 Fig 13. Data flow of the time function During read/write operations, the time counting circuits (memory locations 03h through 09h) are blocked. This prevents • Faulty reading of the clock ...

Page 26

NXP Semiconductors As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set possible that the time may increment between the two accesses. A ...

Page 27

NXP Semiconductors 8.9.1 Register Second_alarm Table 25. Bit Symbol 7 AE_S SECOND_ALARM [1] Default value. 8.9.2 Register Minute_alarm Table 26. Bit Symbol 7 AE_M MINUTE_ALARM [1] Default value. ...

Page 28

NXP Semiconductors 8.9.4 Register Day_alarm Table 28. Bit Symbol 7 AE_D DAY_ALARM [1] Default value. 8.9.5 Register Weekday_alarm Table 29. Bit Symbol 7 AE_W WEEKDAY_ALARM ...

Page 29

NXP Semiconductors 8.10 Timer functions The PCF2129A has a watchdog timer function. The timer can be selected by using the control bit WD_CD in the register Watchdg_tim_ctl. The watchdog timer has four selectable source clocks. It can be used to ...

Page 30

NXP Semiconductors Table 32. TF[1:0] Timer source clock frequency 00 4.096 8.10.3 Watchdog timer function The watchdog timer function is enabled or disabled by the WD_CD bit of the register Watchdg_tim_ctl (see The two ...

Page 31

NXP Semiconductors watchdog timer value WDTF INT Counter reached 1, WDTF is logic 1, an interrupt is generated. Fig 17. WD_CD set logic 1: watchdog activates an interrupt when timed out • When the watchdog timer counter reaches 1, the ...

Page 32

NXP Semiconductors Table 33. Register Control_2 Table 34. Register Control_2 The following tables show what instruction must be sent to clear the appropriate flag. Table 35. Register Control_2 [1] The bits labeled as - have to be rewritten with the ...

Page 33

NXP Semiconductors 8.11 Timestamp function The PCF2129A has an active LOW timestamp input pin TS, internally pulled with an on-chip pull-up resistor to the internal power supply of the device. It also has a timestamp detection circuit which can detect ...

Page 34

NXP Semiconductors The TSF1 and TSF2 flags can be cleared by using the interface; clearing both flags will clear the interrupt. Once TSF2 is cleared it will only be set again when pin TS is driven to ground once again. ...

Page 35

NXP Semiconductors 8.11.3.4 Register Hour_timestp Table 40. Bit Symbol hour mode 5 AMPM 4 HOUR_TIMESTP hour mode HOUR_TIMESTP [1] Hour mode is set by the ...

Page 36

NXP Semiconductors 8.11.4 Dependency between Battery switch-over and timestamp The timestamp function depends on the control bit BTSE in register Control_3: Table 44. BTSE [1] Default value. PCF2129A_1 Product data sheet Battery switch-over and ...

Page 37

NXP Semiconductors 8.12 Interrupt output, INT PCF2129A has an interrupt output pin INT which is open-drain, active LOW. Interrupts may be sourced from different places: • second or minute timer • watchdog timer • alarm • timestamp • battery switch-over ...

Page 38

NXP Semiconductors The control bit TI_TP (register Watchdg_tim_ctl) is used to configure whether the interrupts generated from the second/minute timer (flag MSF in register Control_2) are pulsed signals or a permanently active signal. All the other interrupt sources generate a ...

Page 39

NXP Semiconductors INT when only MI enabled MSF when only MI enabled In this example, bit TI_TP is logic 0 and the MSF flag is cleared after an interrupt. Fig 21. INT example for SI and MI when TI_TP is ...

Page 40

NXP Semiconductors The interrupt is cleared when the flag WDTF is reset. WDTF is a read only bit and cannot be cleared by using the interface. Instructions for clearing it can be found in Section 8.10.5. 8.12.4 Alarm interrupts Generation ...

Page 41

NXP Semiconductors 8.13 External clock test mode A test mode is available which allows on-board testing. In this mode it is possible to set up test conditions and control the operation of the RTC. The test mode is entered by ...

Page 42

NXP Semiconductors 8.14 STOP bit function The function of the STOP bit is to allow for accurate starting of the time circuits. STOP will cause the upper part of the prescaler (F are generated. The time circuits can then be ...

Page 43

NXP Semiconductors 32768 Hz 16384 OSC Fig 24. STOP bit functional diagram Fig 25. STOP bit release timing PCF2129A_1 Product data sheet Integrated RTC, TCXO and quartz crystal LOWER PRESCALER 128 Hz 8192 Hz 4096 Hz 64 ...

Page 44

NXP Semiconductors 9. Interfaces The PCF2129A has a selectable I the interface selection pin IFS (see Table 47. Pin Connection IFS V BBS V DD SCL SDI SDO CE SCL 1 SDI 2 SDO 3 SDA/CE 4 IFS 5 PCF2129A ...

Page 45

NXP Semiconductors 9.1 SPI-bus interface Data transfer to and from the device is made via a 3 line SPI-bus (see lines for input and output are split. The data input and output line can be connected together to facilitate a ...

Page 46

NXP Semiconductors Table 49. Bit Symbol 7 R R/W addr SCL SDI SDA/CE address xx counter In this example, the register ...

Page 47

NXP Semiconductors 2 9.2 I C-bus interface 2 The I C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DAta line (SDA) and a Serial Clock Line (SCL). Both lines are connected ...

Page 48

NXP Semiconductors SDA SCL MASTER TRANSMITTER RECEIVER Fig 33. System configuration 9.2.4 Acknowledge The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an ...

Page 49

NXP Semiconductors Table 50. Bit The R/W bit defines the direction of the following single or multiple byte data transfer (read is logic 1, write is logic 0). For the format and the timing of the START condition (S), the ...

Page 50

NXP Semiconductors 10. Internal circuitry Fig 37. Device diode protection diagram of PCF2129A PCF2129A_1 Product data sheet Integrated RTC, TCXO and quartz crystal SCL SDI SDO SDA/CE IFS TS CLKOUT V SS PCF2129A 001aaj705 Rev. 01 — 13 January 2010 ...

Page 51

NXP Semiconductors 11. Limiting values Table 51. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol BAT P tot T amb V ESD I lu ...

Page 52

NXP Semiconductors 12. Static characteristics Table 52. Static characteristics amb Symbol Parameter Supplies V supply voltage DD V battery supply voltage BAT V calibration supply voltage ...

Page 53

NXP Semiconductors Table 52. Static characteristics …continued amb Symbol Parameter Inputs V input voltage I V LOW-level input voltage IL V HIGH-level input voltage IH I ...

Page 54

NXP Semiconductors 2 (μA) 1.6 1.2 0.8 0.4 a. PWRMNG[2:0] = 111; TSOFF = (μA) 3.2 2.4 1.6 0.8 b. PWRMNG[2:0] = 000; TSOFF = 0; T Fig 39. I PCF2129A_1 Product data ...

Page 55

NXP Semiconductors 12.2 Frequency characteristics Table 53. Frequency characteristics amb Symbol Parameter f output frequency o Δf/f frequency stability Δf /f relative crystal frequency variation xtal ...

Page 56

NXP Semiconductors 13. Dynamic characteristics 13.1 SPI-bus timing characteristics Table 54. SPI-bus characteristics amb operating supply voltage at ambient temperature and referenced to V Figure 41). ...

Page 57

NXP Semiconductors CE t su(CE_N) SCL WRITE SDI R/W SA2 high-Z SDO READ SDI b7 b6 high-Z SDO Fig 41. SPI-bus timing PCF2129A_1 Product data sheet Integrated RTC, TCXO and quartz crystal t w(CE_N ...

Page 58

NXP Semiconductors 2 13.2 I C-bus timing characteristics 2 Table 55. I C-bus characteristics All timing characteristics are valid within the operating supply voltage and ambient temperature range and reference and 70 % with an input voltage ...

Page 59

NXP Semiconductors START PROTOCOL CONDITION ( SU;STA LOW SCL t BUF SDA t HD;STA 2 Fig 42. I C-bus timing diagram; rise and fall times refer and 70 % 14. Application information For information about ...

Page 60

NXP Semiconductors 15. Package outline SO20: plastic small outline package; 20 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT ...

Page 61

NXP Semiconductors 16. Soldering For information about soldering see 17. Abbreviations Table 56. Acronym AM BCD CDM CMOS DC GPS HBM LSB MCU MM MSB PM POR PORO PPM RC RTC SCL SDA SPI SRAM TCXO ...

Page 62

NXP Semiconductors 18. References [1] AN10365 — Surface mount reflow soldering description [2] AN10853 — Handling precautions of ESD sensitive devices [3] AN10857 — Application and soldering information for PCF2127A and PCF2129A TCXO RTC [4] IEC 60134 — Rating systems ...

Page 63

NXP Semiconductors 19. Revision history Table 57. Revision history Document ID Release date PCF2129A_1 20100113 PCF2129A_1 Product data sheet Integrated RTC, TCXO and quartz crystal Data sheet status Change notice Product data sheet - Rev. 01 — 13 January 2010 ...

Page 64

NXP Semiconductors 20. Legal information 20.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...

Page 65

NXP Semiconductors 22. Tables Table 1. Ordering information . . . . . . . . . . . . . . . . . . . . . .2 Table 2. Marking codes . . . . . . ...

Page 66

NXP Semiconductors 23. Figures Fig 1. Block diagram of PCF2129A . . . . . . . . . . . . . . . . .3 Fig 2. Pin configuration for PCF2129A (SO20 ...

Page 67

NXP Semiconductors 24. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Page 68

NXP Semiconductors 12.1 Current consumption I characteristics, DD typical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Related keywords