ADC08D1000DEV NSC [National Semiconductor], ADC08D1000DEV Datasheet
ADC08D1000DEV
Related parts for ADC08D1000DEV
ADC08D1000DEV Summary of contents
Page 1
ADC08D1000 High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter General Description The ADC08D1000 is a dual, low power, high performance CMOS analog-to-digital converter that digitizes signals to 8 bits resolution at sampling rates up to 1.3 GSPS. Consuming ...
Page 2
... Ordering Information Industrial Temperature Range (-40°C < T ADC08D1000CIYB ADC08D1000DEV Pin Configuration * Exposed pad on back of package must be soldered to ground plane to ensure rated performance. www.national.com < +85°C) A 128-Pin Exposed Pad LQFP Development Board 2 NS Package 20097401 ...
Page 3
Pin Descriptions and Equivalent Circuits Pin Functions Pin No. Symbol Equivalent Circuit 3 OutV / SCLK OutEdge / DDR / 4 SDATA DCLK_RST/ 15 DCLK_RST- 30 CAL 29 PDQ 14 FSR/ECE Description Output Voltage Amplitude ...
Page 4
Pin Functions Pin No. Symbol CalDly / DES / 127 SCS 18 CLK+ 19 CLK I− Q− CMO ...
Page 5
Pin Functions Pin No. Symbol Equivalent Circuit R 32 EXT 34 Tdiode_P 35 Tdiode_N Description External bias resistor connection. Nominal value is 3.3k-Ohms (±0.1%) to ground. See Section 1.1.1. Temperature Diode Positive (Anode) and Negative (Cathode) for die temperature measurements. ...
Page 6
Pin Functions Pin No. Symbol DI7− / DQ7− DI7+ / DQ7 DI6− / DQ6− DI6+ / DQ6 DI5− / DQ5− DI5+ / ...
Page 7
Pin Functions Pin No. Symbol Equivalent Circuit 42, 53, 64, 74, 87, 97, DR GND 108, 119 52, 63, 98, NC 109, 120 Description Ground return for Connection. Make no connection to these pins. 7 www.national.com ...
Page 8
Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Supply Difference Voltage ...
Page 9
Symbol Parameter SNR Signal-to-Noise Ratio THD Total Harmonic Distortion 2nd Harm Second Harmonic Distortion 3rd Harm Third Harmonic Distortion SFDR Spurious-Free dynamic Range IMD Intermodulation Distortion Out of Range Output Code (In addition to OR Output high) INTERLEAVE MODE (DES ...
Page 10
Symbol Parameter R Differential Input Resistance IN ANALOG OUTPUT CHARACTERISTICS V Common Mode Output Voltage CMO V input threshold to set DC CMO V CMO_LVL Coupling mode Common Mode Output Voltage TC V CMO Temperature Coefficient Maximum V load CMO ...
Page 11
Symbol Parameter Output Offset Voltage, see Figure Output Offset Voltage, see Figure Output Offset Voltage Change Δ Between Logic Levels I Output Short Circuit Current OS Z Differential Output Impedance O V ...
Page 12
Symbol Parameter t Sampling (Aperture) Delay AD t Aperture Jitter AJ Input Clock to Data Output Delay t OD (in addition to Pipeline Delay) Pipeline Delay (Latency) (Notes 11, 14) Over Range Recovery Time PD low to Rated Accuracy t ...
Page 13
Note 8: Typical figures are 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality A Level). Note 9: Calculation of Full-Scale Error for this device assumes that the actual ...
Page 14
Specification Definitions APERTURE (SAMPLING) DELAY is that time required after the fall of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input sig- nal and goes into the “hold” mode the aperture ...
Page 15
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of the sum of all other spectral components below one- half the sampling frequency, ...
Page 16
Timing Diagrams www.national.com FIGURE 3. ADC08D1000 Timing — SDR Clocking FIGURE 4. ADC08D1000 Timing — DDR Clocking 16 20097414 20097459 ...
Page 17
FIGURE 5. Serial Interface Timing FIGURE 6. Clock Reset Timing in DDR Mode FIGURE 7. Clock Reset Timing in SDR Mode with OUTEDGE Low 17 20097419 20097420 20097423 www.national.com ...
Page 18
FIGURE 8. Clock Reset Timing in SDR Mode with OUTEDGE High FIGURE 9. Self Calibration and On-Command Calibration Timing www.national.com 18 20097424 20097425 ...
Page 19
Typical Performance Characteristics INL vs. CODE DNL vs. CODE POWER DISSIPATION vs. SAMPLE RATE V =V =1.9V, F =1000MHz CLK INL vs. TEMPERATURE 20097464 DNL vs. TEMPERATURE 20097466 ENOB vs. CLOCK DUTY CYCLE 20097481 19 =25°C unless ...
Page 20
ENOB vs. TEMPERATURE ENOB vs. SAMPLE RATE SNR vs. TEMPERATURE www.national.com ENOB vs. SUPPLY VOLTAGE 20097476 ENOB vs. INPUT FREQUENCY 20097478 SNR vs. SUPPLY VOLTAGE 20097468 20 20097477 20097479 20097469 ...
Page 21
SNR vs. SAMPLE RATE 20097470 THD vs. TEMPERATURE 20097472 THD vs. SAMPLE RATE 20097474 SNR vs. INPUT FREQUENCY THD vs. SUPPLY VOLTAGE THD vs. INPUT FREQUENCY 21 20097471 20097473 20097475 www.national.com ...
Page 22
SFDR vs. TEMPERATURE SFDR vs. SAMPLE RATE Spectral Response at FIN = 248 MHz www.national.com SFDR vs. SUPPLY VOLTAGE 20097485 SFDR vs. INPUT FREQUENCY 20097482 Spectral Response at FIN = 498 MHz 20097487 22 20097484 20097483 20097488 ...
Page 23
CROSSTALK vs. SOURCE FREQUENCY STEP RESPONSE FULL POWER BANDWIDTH 20097463 STEP RESPONSE DETAIL VIEW 20097461 23 20097486 20097462 www.national.com ...
Page 24
Functional Description The ADC08D1000 is a versatile A/D Converter with an inno- vative architecture permitting very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed ...
Page 25
Control Modes Much of the user control can be accomplished with several control pins that are provided. Examples include initiation of the calibration cycle, power down mode and full scale range setting. However, the ADC08D1000 also provides an Extend- ...
Page 26
OutEdge Setting To help ease data capture in the SDR mode, the output data may be caused to transition on either the positive or the neg- ative edge of the output data clock (DCLK). This is chosen with the ...
Page 27
Feature SDR or DDR Clocking DDR Clock Phase SDR Data transitions with rising or falling DCLK edge LVDS output level Power-On Calibration Delay Full-Scale Range Input Offset Adjust Dual Edge Sampling Selection Dual Edge Sampling Input Channel Selection DES Sampling ...
Page 28
It is possible, although not recommended, to keep the SCS input permanently enabled (at a logic low) when using extended control. IMPORTANT NOTE: The Serial Interface should not ...
Page 29
I-Channel Full-Scale Voltage Adjust Addr: 3h (0011b) W only (0x807F) D15 D14 D13 D12 D11 D10 (MSB) Adjust Value (LSB Bit 15:7 Full Scale Voltage Adjust Value. The input full- ...
Page 30
DES Coarse Adjust Addr: Eh (1110b) D15 D14 D13 D12 D11 IS ADS CAM Bit 15 Input Select. When this bit is set to 0b the "I" input is operated ...
Page 31
Configuration Register in the Extended Control mode, as explained in Section 1.2. Differential input signals up to the chosen full-scale level will be digitized to 8 bits. Signal excursions beyond the full-scale range will be clipped at the output. ...
Page 32
The Input impedance in the d.c. coupled mode (V grounded) consists of a precision 100Ω resistor between V + and V − and a capacitance from each of these inputs to IN ground. In the a.c. coupled mode the input ...
Page 33
J(MAX the peak-to-peak analog input signal, V IN(P-P) full-scale range of the ADC, "N" is the ADC resolution in bits and f is the maximum input ...
Page 34
FIGURE 16. ENOB vs. Junction Temperature, 249 MHz Input 2.4.2.3 Calibration Delay The CalDly input (pin 127) is used to select one of two delay times after the application of power to the start of calibration, as described in Section ...
Page 35
LVDS bus. This means that, the word rate at each LVDS bus is 1/2 the ADC08D1000 input clock rate and the two bus- es must be multiplexed to obtain the entire 1 GSPS conver- sion result. Since the minimum ...
Page 36
To maximize the removal of heat from the package, a thermal land pattern must be incorporated on the PC board within the footprint of the ...
Page 37
Non-Extended Control Mode Operation Non-extended control mode operation means that the Serial Interface is not active and all controllable functions are con- trolled with various pin settings. That is, the full-scale range, single-ended or differential input, the power on ...
Page 38
Physical Dimensions NOTES: UNLESS OTHERWISE SPECIFIED REFERENCE JEDEC REGISTRATION MS-026, VARIATION BFB. www.national.com inches (millimeters) unless otherwise noted 128-Lead Exposed Pad LQFP Order Number ADC08D1000CIYB NS Package Number VNX128A 38 ...
Page 39
Notes 39 www.national.com ...
Page 40
For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Amplifiers www.national.com/amplifiers Audio www.national.com/audio Clock Conditioners www.national.com/timing Data Converters www.national.com/adc Displays www.national.com/displays Ethernet www.national.com/ethernet Interface www.national.com/interface LVDS www.national.com/lvds Power Management www.national.com/power Switching Regulators ...