MAX6621AUB+ MAXIM [Maxim Integrated Products], MAX6621AUB+ Datasheet
MAX6621AUB+
Related parts for MAX6621AUB+
MAX6621AUB+ Summary of contents
Page 1
... Operating Temperature Range ♦ V Input Refers Logic Levels to the PECI REF Supply Voltage ♦ Automatic I ♦ Lead-Free, 10-Pin µMAX Applications PART MAX6621AUB+ MAX6621AUB Tape-and-reel package. + Denotes a lead-free package. Pin Configuration appears at end of data sheet. +3. SDA REF ...
Page 2
PECI-to-I C Translator ABSOLUTE MAXIMUM RATINGS (All voltages with respect to GND.) V ..........................................................................-0.3V to +4V CC AD0, RESET, ALERT...................................-0. SCL, SDA .................................................................-0.3V to +6V V .........................................................................-0.3V to +4V REF PECI .........................................................-0. Current through ...
Page 3
ELECTRICAL CHARACTERISTICS (continued) ( Typical Application Circuit , V = +3V to +3.6V values are +3.3V +1.0V REF PARAMETER SYMBOL Hysteresis V Low-Level Sinking Current I IL High-Level Sourcing Current I ...
Page 4
PECI-to-I C Translator TIMING CHARACTERISTICS (continued) ( Typical Application Circuit , V = +3V to +3.6V values are +3.3V +1.0V REF PARAMETER SYMBOL Bit Time Jitter t BIT, jitter Change ...
Page 5
PIN NAME 1 PECI Platform Environment Control Interface (PECI) Serial-Bus Input/Output 2 AGND Analog Ground 2 3 AD0 I C Bus Device Address Selection Input 2 4 SDA I C Bus Data Input/Output 2 5 SCL I C Bus Clock ...
Page 6
PECI-to-I C Translator Detailed Description The MAX6621 obtains temperature data from an inter- nal temperature sensor in PECI-compliant hosts four PECI hosts can be connected to the PECI I/O inter- face. The MAX6621 handles all the PECI ...
Page 7
The CONFIG0 register holds a bit mask for sockets and domains that are enabled for polling as well as a polling delay (minimum delay between sets of polls) and features enable/disable bits. Table 2 shows the various options for CONFIG0. ...
Page 8
PECI-to-I C Translator The CONFIG2 register holds the offset that is added to all temperature return values that are not error codes. The offset is enabled in CONFIG0, bit 6; +95°C is set as 17C0h or 005Fh, depending on ...
Page 9
Alternate Temperature Value Representation This optional feature can be enabled using bit 6 of CONFIG0. When the alternate data format is enabled, the temperature value is shifted right as shown in Table 9. The most significant bits are set to ...
Page 10
PECI-to-I C Translator Temperature Commands Table 11 shows the different commands for selecting one of the PECI hosts or getting the maximum tempera- ture. Read commands are initiated by the MAX6621, and the result returned is a 16-bit word ...
Page 11
Table 12 shows the values with 16-bit and alternate word format. The read maximum temperature command from Table 11 returns the highest temperature that ...
Page 12
PECI-to-I C Translator Error codes are represented as 16-bit words in the 8000h–81FFh range as shown in Table 14. Table 14. Error Codes ERROR DESCRIPTION CODES 8000h– Refer to Intel PECI specification. 80FFh PECI transaction failed for more than ...
Page 13
The result is a 16-bit word (low byte transmitted first, high byte second) that contains the register that caused ALERT to assert. An error (8103h) is returned when there is no active ALERT. The MAX6621 features a power-on reset (POR), ...
Page 14
PECI-to-I C Translator specified register. These write and read transmissions can be joined using a repeated START even though the MAX6621 7-bit slave address needs to be present pre- ceding the R/W bits. Start and Stop Conditions Both SCL ...
Page 15
The first 5 bits of the MAX6621 slave address (A6–A2) are always and 0. The MAX6621 slave address bit A1 is set during the manufacturing process and A0 is selected by the address input AD0. AD0 ...
Page 16
PECI-to-I C Translator Message Format for Writing to the MAX6621 A write to the MAX6621 consists of the transmission of the MAX6621’s slave address with the R/W bit set to zero, followed by at least 1 byte of information. ...
Page 17
Pin Configuration TOP VIEW + PECI 1 10 AGND 2 9 AD0 3 8 MAX6621 SDA 4 7 SCL 5 6 µMAX ______________________________________________________________________________________ PECI-to-I PROCESS: CMOS V REF ALERT RESET GND Translator Chip Information 17 ...
Page 18
PECI-to-I C Translator (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages Ø 0.50±0.1 0.6±0.1 1 0.6±0.1 TOP VIEW ...