ADS8472I BURR-BROWN [Burr-Brown Corporation], ADS8472I Datasheet

no-image

ADS8472I

Manufacturer Part Number
ADS8472I
Description
16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, REFERENCE
Manufacturer
BURR-BROWN [Burr-Brown Corporation]
Datasheet
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
FEATURES
18-Bit Pseudo-Diff
18-Bit Pseudo-Bipolar, Fully Diff
16-Bit Pseudo-Diff
16-Bit Pseudo-Bipolar, Fully Diff
14-Bit Pseudo-Diff
12-Bit Pseudo-Diff
0 to 1-MHz Sample Rate
16-Bit NMC Ensured Over Temperature
95dB SNR, -120dB THD, 123dB SFDR
Zero Latency
Low Power: 225 mW at 1 MSPS
Unipolar Differential Input Range: V
Onboard Reference with 6 PPM/ C Drift
Onboard Reference Buffer
High-Speed Parallel Interface
Wide Digital Supply 2.7 V to 5.25 V
8-/16-Bit Bus Transfer
48-Pin 7x7 QFN Package
0.4 LSB Typ, 0.65 LSB Max INL
0.3 LSB Typ, 0.5 LSB Max DNL
0.1-mV Offset Error
0.05-PPM/ C Offset Error Drift
0.035 %FSR Gain Error
0.4-PPM/ C Gain Error Drift
16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER
SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE,
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TYPE/SPEED
Burr Brown Products
from Texas Instruments
REFOUT
ADS8383
ADS8327
ADS8328
500 kHz
REFIN
+IN
−IN
HIGH SPEED SAR CONVERTER FAMILY
ADS8380 (s)
ADS8382 (s)
ADS8370 (s)
ADS8372 (s)
~600 kHz
ADS8381
+
_
Reference
Internal
4.096-V
ref
to –Vref
CDAC
REFERENCE
ADS8371
750 kHz
SAR
Comparator
Clock
APPLICATIONS
DESCRIPTION
The ADS8472 is an 16-bit, 1-MSPS A/C converter
with
pseudo-bipolar, fully differential input. The device
includes a 16-bit capacitor-based SAR A/D converter
with inherent sample and hold. The ADS8472 offers
a full 16-bit interface or an 8-bit bus option using two
read cycles.
The ADS8472 is available in a 48-lead 7x7 QFN
package and is characterized over the industrial
–40 C to 85 C temperature range.
ADS8481
ADS8482
ADS8471
ADS8472
ADS7886
1 MHz
Medical Instruments
Optical Networking
Transducer Interface
High Accuracy Data Acquisition Systems
Magnetometers
an
Control Logic
Conversion
ADS7890 (s)
1.25 MHz
internal
ADS8401
ADS8405
ADS8402
ADS8406
Latches
and
Drivers
Output
3-State
and
Copyright © 2006, Texas Instruments Incorporated
4.096-V
ADS8410 (s)
ADS8413 (s)
ADS8411
ADS8412
ADS7883
CONVST
2 MHz
BYTE
16-/8-Bit
Parallel DA TA
Output Bus
BUSY
CS
RD
SLAS514 – DECEMBER 2006
reference
ADS7891
3 MHz
ADS8472
ADS8422
ADS7881
and
4MHz
a

Related parts for ADS8472I

ADS8472I Summary of contents

Page 1

Burr Brown Products from Texas Instruments 16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, FEATURES 0 to 1-MHz Sample Rate 0.4 LSB Typ, 0.65 LSB Max INL 0.3 LSB Typ, 0.5 LSB Max DNL 16-Bit ...

Page 2

... TEMPER-ATURE ORDERING TRANS-PORT RANGE INFORMATION Tape and reel ADS8472IRGZT – Tape and reel ADS8472IRGZR Tape and reel ADS8472IBRGZT – Tape and reel ADS8472IBRGZR VALUE –0.4 to +VA + 0.1 –0.4 to +VA + 0.1 –0 –0 –0.3 to 2.55 –0.3 to +VBD + 0.3 –0.3 to +VBD + 0.3 – ...

Page 3

... ADS8472I (2) Integral linearity ADS8472IB ADS8472I Differential linearity ADS8472IB ADS8472I (4) Offset error ADS8472IB ADS8472I Offset error temperature drift ADS8472IB ADS8472I Gain error (4) (5) ADS8472IB ADS8472I Gain error temperature drift ADS8472IB Common-mode rejection ratio Noise Power supply rejection ratio SAMPLING DYNAMICS Conversion time ...

Page 4

... ADS8472IB ADS8472I 100 kHz IN pp ADS8472IB ADS8472I kHz IN pp ADS8472IB ADS8472I kHz IN pp ADS8472IB ADS8472I 100 kHz IN pp ADS8472IB ADS8472I kHz IN pp ADS8472IB ADS8472I kHz IN pp ADS8472IB ADS8472I ...

Page 5

SPECIFICATIONS (Continued – + +VBD = PARAMETER VOLTAGE REFERENCE INPUT Reference voltage at REFIN, V ref (1) Reference resistance Reference current drain f ...

Page 6

ADS8472 SLAS514 – DECEMBER 2006 TIMING CHARACTERISTICS All specifications typical at – +VA =+VBD = Conversion time (CONV) t Acquisition time (ACQ) t Sample capacitor hold time (HOLD) t CONVST low to BUSY ...

Page 7

TIMING CHARACTERISTICS All specifications typical at – + +VBD = Conversion time (CONV) t Acquisition time (ACQ) t Sample capacitor hold time (HOLD) t CONVST low to BUSY high ...

Page 8

ADS8472 SLAS514 – DECEMBER 2006 PIN ASSIGNMENTS +VBD BDGND BYTE CONVST RD CS +VA AGND AGND +VA REFM REFM NC − No internal connection NOTE: The package thermal pad must be soldered to the printed circuit board for thermal and ...

Page 9

NAME NO I/O DB2 DB1 DB0 (LSB) – Inverting input channel + Noninverting input channel NC 15, 46 connection REFIN 13 I Reference input ...

Page 10

ADS8472 SLAS514 – DECEMBER 2006 TYPICAL CHARACTERISTICS (continued) SUPPLY CURRENT vs SAMPLE RATE 46 + +VBD = 25° 4.096 V ref 750 250 ...

Page 11

TYPICAL CHARACTERISTICS (continued) OFFSET ERROR vs REFERENCE VOLTAGE 0.100 °C, A 0.080 MSPS 0.060 DD 0.040 0.020 0 -0.020 -0.040 -0.060 -0.080 -0.100 3 3.2 3.4 3.6 3.8 ...

Page 12

ADS8472 SLAS514 – DECEMBER 2006 TYPICAL CHARACTERISTICS (continued) TOTAL HARMONIC DISTORTION vs FREE-AIR TEMPERATURE -115 + +VBD = 5 V, -116 MSPS 4.096 V, ref -117 kHz i ...

Page 13

TYPICAL CHARACTERISTICS (continued) 0.65 + +VBD = MSPS, V 0.52 0.39 0.26 0.13 0 -0.13 -0.26 -0.39 -0.52 -0.65 -32768 0 -20 + +VBD ...

Page 14

ADS8472 SLAS514 – DECEMBER 2006 TYPICAL CHARACTERISTICS (continued) TIMING DIAGRAMS t w1 CONVST t pd1 t w4 BUSY t su1 CS t pd3 † CONVERT t (CONV) t (HOLD) † SAMPLING (When CS Toggle) t su(ABORT) BYTE RD DB[15:8] DB[7:0] ...

Page 15

TYPICAL CHARACTERISTICS (continued CONVST t pd1 BUSY t su6 CS t pd3 † CONVERT t (CONV) t (HOLD) † SAMPLING (When CS Toggle) t su(ABORT) BYTE t dis Previous Hi−Z D [15:8] ...

Page 16

ADS8472 SLAS514 – DECEMBER 2006 TYPICAL CHARACTERISTICS (continued CONVST t pd1 t w4 BUSY pd3 † CONVERT t (CONV) t (HOLD) † SAMPLING (When su(ABORT) BYTE RD DB[15:8] DB[7:0] † ...

Page 17

TYPICAL CHARACTERISTICS (continued CONVST t pd1 t w4 BUSY † CONVERT t (CONV) t pd3 t (HOLD) † SAMPLING (When su(ABORT) BYTE DB[15:8] ...

Page 18

ADS8472 SLAS514 – DECEMBER 2006 TYPICAL CHARACTERISTICS (continued BYTE t en Hi−Z Valid DB[15: dis Hi−Z Valid Figure 36. Detailed Timing for Read Cycles Submit Documentation Feedback www.ti.com t su4 dis ...

Page 19

ADS8472 TO A HIGH PERFORMANCE DSP INTERFACE Figure 37 shows a parallel interface between the ADS8472 and a Texas instruments high performance DSP such as the TMS320C6713 using the full 16-bit bus. The ADS8472 is mapped onto the CE2 ...

Page 20

ADS8472 SLAS514 – DECEMBER 2006 The ADS8472 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See for the application circuit for the ADS8472. The conversion ...

Page 21

PRINCIPLES OF OPERATION (continued) ANALOG INPUT When the converter enters the hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array. Both +IN and –IN input has a range of –0.2 ...

Page 22

ADS8472 SLAS514 – DECEMBER 2006 PRINCIPLES OF OPERATION (continued) R +VIN C +0V to +4V 300 W +2.048 V Figure 41. Single-Ended Input, Differential Output Configuration In systems, where the input is differential, the THS4031 can be used in the ...

Page 23

PRINCIPLES OF OPERATION (continued) +2.048 V +VIN AP Cascade Two System AP Cascade Two System Pattern Generator Platform kHz i SNR: 95.3 dB SINAD: 95.3 dB THD: -121 dB SFDR: 123 dB ENOB(SINAD): 15.5 -VIN +2.048 ...

Page 24

ADS8472 SLAS514 – DECEMBER 2006 PRINCIPLES OF OPERATION (continued) Conversions are initiated by bringing the CONVST pin low for a minimum (after the 20 ns minimum requirement has been met, the CONVST pin can be brought high), ...

Page 25

Issue a CONVST when CS is low and the internal convert state is high. The falling edge of CONVST starts a reset. Issue a CS (select the device) while the internal convert state is high. The falling edge of ...

Page 26

... ACTIVE ADS8472IBRGZRG4 ACTIVE ADS8472IBRGZT ACTIVE ADS8472IBRGZTG4 ACTIVE ADS8472IRGZR ACTIVE ADS8472IRGZRG4 ACTIVE ADS8472IRGZT ACTIVE ADS8472IRGZTG4 ACTIVE (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. ...

Page 27

...

Page 28

...

Page 29

...

Page 30

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the ...

Related keywords