ISL78200AVEZ INTERSIL [Intersil Corporation], ISL78200AVEZ Datasheet
ISL78200AVEZ
Available stocks
Related parts for ISL78200AVEZ
ISL78200AVEZ Summary of contents
Page 1
Regulator with Integrated High-Side MOSFET for Synchronous Buck or Boost Buck Converter ISL78200 The ISL78200 is a synchronous buck controller with a 90mΩ high side MOSFET and low side driver integrated. The ISL78200 supports a wide input voltage range ...
Page 2
Pin Configuration Functional Pin Description PIN NAME PIN # PGND 1 This pin is used as the ground connection of the power flow including driver. BOOT 2 This pin provides bias voltage to the high-side MOSFET driver. A bootstrap circuit ...
Page 3
... Ordering Information PART NUMBER (Notes ISL78200AVEZ ISL78200 AVEZ NOTES: 1. Add “-T*” suffix for tape and reel. Please refer to 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations) ...
Page 4
Block Diagram VCC VIN BIAS LDO POWER-ON SGND RESET EN EXT_BOOST MODE PFM/FPWM SYNC FS OSCILLATOR SOFT-START VCC LOGIC 5 µ AUXVCC AUXILARY LDO OCP, OVP, OTP PFM LOGIC BOOST MODE CONTROL VOLTAGE MONITOR SLOPE COMPENSATION + 0.8V ...
Page 5
Typical Application Schematic I PGOOD EN VIN MODE SYNC BOOT AUXVCC VCC ISL78200 PHASE ILIMIT LGATE SS PGND EXT_BOOST FB FS SGND COMP FIGURE 3A. SYNCHRONOUS BUCK Typical Application Schematic PGOOD EN VIN MODE SYNC BOOT AUXVCC ...
Page 6
Absolute Maximum Ratings VIN, PHASE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
Electrical Specifications Refer to the Block Diagram (page 4) and Typical Application Schematics (page 5). Operating conditions unless otherwise noted 12V 4.5V Boldface limits apply over the operating temperature range, -40°C to ...
Page 8
Electrical Specifications Refer to the Block Diagram (page 4) and Typical Application Schematics (page 5). Operating conditions unless otherwise noted 12V 4.5V Boldface limits apply over the operating temperature range, -40°C to ...
Page 9
Performance Curves 100 24V V 12V 0.0 0.5 1.0 LOAD CURRENT (A) FIGURE 5. EFFICIENCY, SYNCHRONOUS BUCK, FORCED PWM MODE, 500kHz, ...
Page 10
Performance Curves 200 180 160 140 120 100 -50 - AMBIENT TEMPERATURE (°C) FIGURE 11. INPUT QUIESCENT CURRENT UNDER NO LOAD, PFM MODE, AUXVCC CONNECTED ...
Page 11
Performance Curves V OUT PHASE 20V/DIV 2ms/DIV FIGURE 17. V 36V, PREBIASED START- 100mV/DIV (5V OFFSET) OUT I 1A/DIV OUT PHASE 20V/DIV 1ms/DIV FIGURE 19. V 24V STEP LOAD, FORCE PWM MODE IN V 200mV/DIV ...
Page 12
Performance Curves V 10mV/DIV (5V OFFSET) OUT PHASE 10V/DIV 5µs/DIV FIGURE 23. NON-SYNCHRONOUS BUCK, FORCE PWM MODE, V 12V 1V/DIV OUT V _BOOST 5V/DIV IN 20ms/DIV FIGURE 25. BOOST BUCK MODE, BOOST INPUT STEP FROM 3V TO ...
Page 13
Functional Description Initialization Initially, the ISL78200 continually monitors the voltage at EN pin. When the voltage on EN pin exceeds its rising threshold, the internal LDO will start-up to build (POR) circuits detect that V voltage has ...
Page 14
Output Current With the high side MOSFET integrated, the maximum current ISL78200 can support is decided by the package and many operating conditions including input voltage, output voltage, duty cycle, switching frequency and temperature, etc. First: The maximum DC output ...
Page 15
R1 EXT_BOOST R2 R3 AUXVCC R4 Assuming VBAT is the boost input voltage, V output voltage and V is the buck output voltage, the steady OUT state transfer functions are: 1 ⋅ V ------------ - VBAT = OUTBST 1 D ...
Page 16
Oscillator and Synchronization The oscillator has a default frequency of 500kHz with the FS pin connected to VCC, ground, or floating. The frequency can be programmed to any frequency between 200kHz and 2.2MHz with a resistor from the FS pin ...
Page 17
Input Capacitors Depending upon the system input power rail conditions, the aluminum electrolytic type capacitor is normally needed to provide the stable input voltage and restrict the switching frequency pulse current in small areas over the input traces for better ...
Page 18
Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. DATE REVISION September 22, 2011 FN7641.0 Initial Release ...
Page 19
HTSSOP (Heat-Sink TSSOP) Family 0. (N/2)+ TOP VIEW B D1 EXPOSED THERMAL PAD BOTTOM VIEW e C SEATING PLANE 0. LEADS SIDE VIEW SEE DETAIL “X” END ...