EP1K100 ETC [List of Unclassifed Manufacturers], EP1K100 Datasheet
EP1K100
Available stocks
Related parts for EP1K100
EP1K100 Summary of contents
Page 1
... Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 MHz or 66 MHz EP1K10 EP1K30 10,000 30,000 56,000 119,000 576 1,728 3 6 12,288 24,576 136 171 ACEX 1K Data Sheet Table 1) ] and clock-to- SU EP1K50 EP1K100 50,000 100,000 199,000 257,000 2,880 4,992 10 12 40,960 49,152 249 333 13 1 ...
Page 2
ACEX 1K Programmable Logic Device Family Data Sheet ...and More Features 2 – -1 speed grade devices are compliant with PCI Local Bus Specification, Revision 2.2 for 5.0-V operation – Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry ...
Page 3
... Device 100-Pin TQFP EP1K10 66 EP1K30 EP1K50 EP1K100 Notes: (1) ACEX 1K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and FineLine BGA packages. (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices ...
Page 4
ACEX 1K Programmable Logic Device Family Data Sheet General Description Table 4. ACEX 1K Device Performance Application 16-bit loadable counter 16-bit accumulator 16-to-1 multiplexer (1) 16-bit multiplier with 3-stage pipeline(2) 256 16 RAM read cycle speed 256 16 RAM write ...
Page 5
Table 5. ACEX 1K Device Performance for Complex Designs Application 16-bit, 8-tap parallel finite impulse response (FIR) filter 8-bit, 512-point Fast Fourier transform (FFT) function a16450 universal asynchronous receiver/transmitter (UART) Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet ...
Page 6
ACEX 1K Programmable Logic Device Family Data Sheet f f Functional Description 6 For more information on the configuration of ACEX 1K devices, see the following documents: Configuration Devices for ACEX, APEX, FLEX, & Mercury Devices Data Sheet MasterBlaster Serial/USB ...
Page 7
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect consists of a 4-input LUT, a programmable flipflop, and dedicated ...
Page 8
ACEX 1K Programmable Logic Device Family Data Sheet Figure 1. ACEX 1K Device Block Diagram I/O Element IOE IOE (IOE) IOE IOE Column Interconnect IOE IOE Row Interconnect Logic Array IOE IOE 8 Embedded Array Block (EAB) IOE IOE IOE ...
Page 9
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Embedded Array Block The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it ...
Page 10
... Notes: (1) All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset. (2) EP1K10, EP1K30, and EP1K50 devices have 88 EAB local interconnect channels; EP1K100 devices have 104 EAB local interconnect channels. 10 Note (1) Row Interconnect D Q ENA ...
Page 11
... Global Signals Dedicated Clocks 2 EAB Local Interconnect (1) Note: (1) EP1K10, EP1K30, and EP1K50 devices have 88 EAB local interconnect channels; EP1K100 devices have 104 EAB local interconnect channels. Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Port A Port B address_a[] address_b[] data_a[] ...
Page 12
ACEX 1K Programmable Logic Device Family Data Sheet Figure 5. ACEX 1K EAB Memory Configurations 256 16 Figure 6. Examples of Combining ACEX 1K EABs 256 16 256 16 12 EABs can be used to implement synchronous RAM, which is ...
Page 13
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks 2,048 words without ...
Page 14
... Interconnect (2) LAB Control Signals Notes: (1) EP1K10, EP1K30, and EP1K50 devices have 22 inputs to the LAB local interconnect channel from the row; EP1K100 devices have 26. (2) EP1K10, EP1K30, and EP1K50 devices have 30 LAB local interconnect channels; EP1K100 devices have 34. 14 Dedicated Inputs & ...
Page 15
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can ...
Page 16
ACEX 1K Programmable Logic Device Family Data Sheet Figure 8. ACEX 1K Logic Element data1 Look-Up data2 data3 data4 labctrl1 labctrl2 Chip-Wide Reset labctrl3 labctrl4 16 Carry-In Cascade-In Carry Cascade Table Chain Chain (LUT) Clear/ Preset Logic Clock Select Carry-Out ...
Page 17
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Carry Chain The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order ...
Page 18
ACEX 1K Programmable Logic Device Family Data Sheet 18 Figure 9. ACEX 1K Carry Chain Operation (n-Bit Full Adder) Carry-In a1 LUT b1 Carry Chain a2 LUT b2 Carry Chain a n LUT b n Carry Chain LUT Carry Chain ...
Page 19
Figure 10. ACEX 1K Cascade Chain Operation AND Cascade Chain d[3..0] d[7..4] d[(4 n – 1)..(4 n – 4)] Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Cascade Chain With the cascade chain, the ACEX 1K architecture can ...
Page 20
ACEX 1K Programmable Logic Device Family Data Sheet 20 LE Operating Modes The ACEX 1K LE can operate in the following four modes: Normal mode Arithmetic mode Up/down counter mode Clearable counter mode Each of these modes uses LE resources ...
Page 21
Figure 11. ACEX 1K LE Operating Modes Normal Mode Carry-In data1 data2 4-Input data3 data4 Arithmetic Mode Carry-In data1 3-Input data2 3-Input Up/Down Counter Mode Carry-In data1 (ena) data2 (u/d) data3 (data) data4 (nload) Clearable Counter Mode Carry-In data1 (ena) ...
Page 22
ACEX 1K Programmable Logic Device Family Data Sheet 22 Normal Mode The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the ...
Page 23
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Clearable Counter Mode The clearable counter mode is similar to the up/down counter mode, but it supports a synchronous clear instead of the up/down control. The clear function is substituted ...
Page 24
ACEX 1K Programmable Logic Device Family Data Sheet Figure 12. ACEX 1K LE Clear & Preset Modes Asynchronous Clear VCC PRN D Q CLRN labctrl1 or labctrl2 Chip-Wide Reset Asynchronous Load with Clear NOT labctrl1 (Asynchronous Load) data3 (Data) NOT ...
Page 25
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Asynchronous Clear The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it. Asynchronous Preset An asynchronous preset ...
Page 26
ACEX 1K Programmable Logic Device Family Data Sheet 26 FastTrack Interconnect Routing Structure In the ACEX 1K architecture, connections between LEs, EABs, and device I/O pins are provided by the FastTrack Interconnect routing structure, which is a series of continuous ...
Page 27
Figure 13. ACEX 1K LAB Connections to Row & Column Interconnect Row Channels Each LE can drive two row channels Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet At each intersection, six ...
Page 28
... EP1K30 6 EP1K50 10 EP1K100 12 In addition to general-purpose I/O pins, ACEX 1K devices have six dedicated input pins that provide low-skew signal distribution across the device. These six inputs can be used for global clock, clear, preset, and peripheral output-enable and clock-enable control signals. These signals are available as control signals for all LABs and IOEs in the device ...
Page 29
Figure 14. ACEX 1K Interconnect Resources I/O Element (IOE) IOE IOE Row LAB Interconnect A1 Column Interconnect IOE IOE LAB B1 Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet IOE IOE IOE IOE LAB A2 LAB B2 IOE ...
Page 30
ACEX 1K Programmable Logic Device Family Data Sheet Figure 15. ACEX 1K Bidirectional I/O Registers Row and Column 2 Dedicated Interconnect Clock Inputs Peripheral 4 Dedicated Control Bus Inputs VCC Chip-Wide VCC OE[7..0] Programmable Delay VCC ...
Page 31
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet On all ACEX 1K devices, the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold ...
Page 32
... EP1K30 EP1K50 Row A Row A Row B Row B Row C Row D Row D Row F Row E Row H Row F Row J Row A Row A Row B Row C Row C Row E Row D Row G Row E Row I Row F Row J EP1K100 Row A Row C Row E Row L Row I Row K Row F Row D Row B Row H Row J Row G Altera Corporation ...
Page 33
... Each IOE can drive two row channels. Table 8. lists the ACEX 1K row-to-IOE interconnect resources. Table 8. ACEX 1K Row-to-IOE Interconnect Resources Device Channels per Row (n) EP1K10 EP1K30 EP1K50 EP1K100 16). IOE1 IOE8 Row Channels per Pin (m) 144 216 216 312 ...
Page 34
... The values for m and n are shown in lists the ACEX 1K column-to-IOE interconnect resources. Table 9. ACEX 1K Column-to-IOE Interconnect Resources Device Channels per Column (n) Column Channels per Pin (m) EP1K10 EP1K30 EP1K50 EP1K100 Note (1) Each IOE is driven by a m-to-1 multiplexer IOE1 m IOE1 m Table 9 ...
Page 35
... A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EP1K10 device in a 256-pin FineLine BGA package to an EP1K100 device in a 484-pin FineLine BGA package. The Altera software provides support to design PCBs with SameFrame pin-out devices ...
Page 36
... For more information, search for “SameFrame” in MAX+PLUS II Help. Table 10. ACEX 1K SameFrame Pin-Out Support Device EP1K10 EP1K30 EP1K50 EP1K100 Note: (1) This option is supported with a 256-pin FineLine BGA package and SameFrame migration. To support high-speed designs, -1 and -2 speed grade ACEX 1K devices offer ClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) that is used to increase design speed and reduce resource usage ...
Page 37
Figure 19. Specifications for the Incoming & Generated Clocks Input Clock t R ClockLock Generated Clock Note: (1) The t parameter refers to the nominal input clock period; the t I period. Altera Corporation ACEX 1K Programmable Logic Device Family ...
Page 38
ACEX 1K Programmable Logic Device Family Data Sheet Tables 11 for -1 and -2 speed-grade devices, respectively. Table 11. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices Symbol Parameter t Input rise time R t Input fall time F t ...
Page 39
Table 12. ClockLock & ClockBoost Parameters for -2 Speed-Grade Devices Symbol Parameter t Input rise time R t Input fall time F t Input duty cycle INDUTY f Input clock frequency (ClockBoost clock CLK1 multiplication factor equals 1) f Input ...
Page 40
ACEX 1K Programmable Logic Device Family Data Sheet 40 PCI Pull-Up Clamping Diode Option ACEX 1K devices have a pull-up clamping diode on every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the signal to the V ...
Page 41
Power Sequencing & Hot-Socketing Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V level, input voltages are compatible with 2.5-V, 3.3-V, and CCINT ...
Page 42
... USERCODE register length in ACEX 1K devices is 32 bits; 7 bits are determined by the user, and 25 bits are pre-determined. show the boundary-scan register length and device IDCODE information for ACEX 1K devices. Table 15. ACEX 1K Boundary-Scan Register Length Device EP1K10 EP1K30 EP1K50 EP1K100 TM Standard Test and 14. Description Boundary-Scan Register Length 438 690 798 ...
Page 43
... Table 16. 32-Bit IDCODE for ACEX 1K Devices Device Version (4 Bits) EP1K10 0001 EP1K30 0001 EP1K50 0001 EP1K100 0010 Notes to tables: (1) The most significant bit (MSB the left. (2) The least significant bit (LSB) for all JTAG IDCODEs Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet ...
Page 44
ACEX 1K Programmable Logic Device Family Data Sheet Figure 20. ACEX 1K JTAG Waveforms TMS TDI TCK TDO Signal to Be Captured Signal to Be Driven 44 t JCP JCH JCL JPSU t t JPZX JPCO t ...
Page 45
Generic Testing Operating Conditions Table 18. ACEX 1K Device Absolute Maximum Ratings Symbol Parameter V Supply voltage CCINT V CCIO V DC input voltage output current, per pin OUT T Storage temperature STG T Ambient temperature AMB ...
Page 46
ACEX 1K Programmable Logic Device Family Data Sheet Table 19. ACEX 1K Device Recommended Operating Conditions Symbol Parameter V Supply voltage for internal logic CCINT and input buffers V Supply voltage for output buffers, CCIO 3.3-V operation Supply voltage for ...
Page 47
Table 20. ACEX 1K Device DC Operating Conditions (Part Symbol Parameter V 3.3-V low-level TTL output OL voltage 3.3-V low-level CMOS output voltage 3.3-V low-level PCI output voltage 2.5-V low-level output voltage I I Input pin leakage ...
Page 48
ACEX 1K Programmable Logic Device Family Data Sheet Table 21. ACEX 1K Device Capacitance Symbol Parameter C Input capacitance IN C Input capacitance on INCLK dedicated clock pin C Output capacitance OUT Notes to tables: (1) See the Operating Requirements ...
Page 49
Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Figure 22 shows the required relationship between V satisfy 3.3-V PCI compliance. Figure 22. Relationship between V 2.7 V (V) CCINT II 2.5 2.3 3.0 Figure 23 shows the typical ...
Page 50
ACEX 1K Programmable Logic Device Family Data Sheet Figure 23. Output Drive Characteristics of ACEX 1K Devices Typical Output Current (mA Timing Model ...
Page 51
Figure 24. ACEX 1K Device Timing Model Dedicated Clock/Input Figure 25. ACEX 1K Device LE Timing Model Carry-In Data-In Control-In Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Figure 24 shows the overall timing model, which maps the ...
Page 52
ACEX 1K Programmable Logic Device Family Data Sheet Figure 26. ACEX 1K Device IOE Timing Model Data-In Clock Enable Clear Clock Output Enable Feedback Delay Data Feedback into FastTrack Interconnect Figure 27. ACEX 1K Device EAB Timing Model EAB Data ...
Page 53
Figure 28. Synchronous Bidirectional Pin External Timing Model Dedicated Clock Figure 29. EAB Asynchronous Timing Waveforms EAB Asynchronous Read WE Address a0 Data-Out d0 EAB Asynchronous Write WE Data-In t EABWASU a0 Address Data-Out Altera Corporation ACEX 1K Programmable Logic ...
Page 54
ACEX 1K Programmable Logic Device Family Data Sheet Figure 30. EAB Synchronous Timing Waveforms EAB Synchronous Read WE Address a0 t EABDATASU CLK Data-Out EAB Synchronous Write (EAB Output Registers Used) WE din1 Data-In Address EABWESU CLK ...
Page 55
Table 22. LE Timing Microparameters (Part Symbol t Cascade-in to cascade-out delay CASC t LE register control signal delay register clock-to-output delay CO t Combinatorial delay COMB t LE register setup time for data ...
Page 56
ACEX 1K Programmable Logic Device Family Data Sheet Table 24. EAB Timing Microparameters Symbol t Data or address delay to EAB for combinatorial input EABDATA1 t Data or address delay to EAB for registered input EABDATA2 t Write enable delay ...
Page 57
Table 25. EAB Timing Macroparameters Symbol t EAB address access delay EABAA t EAB asynchronous read cycle time EABRCCOMB t EAB synchronous read cycle time EABRCREG t EAB write pulse width EABWP t EAB asynchronous write cycle time EABWCCOMB t ...
Page 58
ACEX 1K Programmable Logic Device Family Data Sheet Table 26. Interconnect Timing Microparameters Symbol t Delay from dedicated input pin to IOE control input DIN2IOE t Delay from dedicated input pin EAB control input DIN2LE t Delay ...
Page 59
Table 27. External Reference Timing Parameters Symbol t Register-to-register delay via four LEs, three row interconnects, and four local DRR interconnects Table 28. External Timing Parameters Symbol t Setup time with global clock at IOE register INSU t Hold time ...
Page 60
ACEX 1K Programmable Logic Device Family Data Sheet Table 30. EP1K10 Device LE Timing Microparameters Symbol Min t LUT t CLUT t RLUT t PACKED CICO t CGEN t CGENR t CASC ...
Page 61
Table 31. EP1K10 Device IOE Timing Microparameters Symbol Min t IOD t IOC t IOCO t IOCOMB t 1.3 IOSU t 0.9 IOH t IOCLR t OD1 t OD2 t OD3 ZX1 t ZX2 t ZX3 t ...
Page 62
ACEX 1K Programmable Logic Device Family Data Sheet Table 32. EP1K10 Device EAB Internal Microparameters Symbol Min t EABDATA1 t EABDATA2 t EABWE1 t EABWE2 t EABRE1 t EABRE2 t EABCLK t EABCO t EABBYPASS t 1.0 EABSU t 0.5 ...
Page 63
Table 33. EP1K10 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 6.7 EABRCCOMB t 4.7 EABRCREG t 2.7 EABWP t 6.4 EABWCCOMB t 7.4 EABWCREG t EABDD t EABDATACO t 1.6 EABDATASU t 0.0 EABDATAH t 1.4 EABWESU ...
Page 64
ACEX 1K Programmable Logic Device Family Data Sheet Table 34. EP1K10 Device Interconnect Timing Microparameters Symbol Min t DIN2IOE t DIN2LE t DIN2DATA t DCLK2IOE t DCLK2LE t SAMELAB t SAMEROW t SAMECOLUMN t DIFFROW t TWOROWS t LEPERIPH t ...
Page 65
Table 36. EP1K10 External Bidirectional Timing Parameters Symbol Min t (2) 2.2 INSUBIDIR t (2) 0.0 INHBIDIR t 2.0 (2) OUTCOBIDIR t (2) XZBIDIR t (2) ZXBIDIR t 3.1 (4) INSUBIDIR t 0.0 (4) INHBIDIR t 0.5 (4) OUTCOBIDIR t ...
Page 66
ACEX 1K Programmable Logic Device Family Data Sheet Table 37. EP1K30 Device LE Timing Microparameters (Part Symbol Min t COMB PRE t CLR t 2 2.0 CL Table ...
Page 67
Table 39. EP1K30 Device EAB Internal Microparameters Symbol Min t EABDATA1 t EABDATA1 t EABWE1 t EABWE2 t EABRE1 t EABRE2 t EABCLK t EABCO t EABBYPASS t 0.9 EABSU t 0.4 EABH t 0.3 EABCLR 2.5 ...
Page 68
ACEX 1K Programmable Logic Device Family Data Sheet Table 40. EP1K30 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 6.4 EABRCOMB t 4.4 EABRCREG t 2.5 EABWP t 6.0 EABWCOMB t 6.8 EABWCREG t EABDD t EABDATACO t ...
Page 69
Table 41. EP1K30 Device Interconnect Timing Microparameters Symbol Min t DIN2IOE t DIN2LE t DIN2DATA t DCLK2IOE t DCLK2LE t SAMELAB t SAMEROW t SAMECOLUMN t DIFFROW t TWOROWS t LEPERIPH t LABCARRY t LABCASC Table 42. EP1K30 External Timing ...
Page 70
ACEX 1K Programmable Logic Device Family Data Sheet Table 43. EP1K30 External Bidirectional Timing Parameters Symbol Min t (3) 2.8 INSUBIDIR t (3) 0.0 INHBIDIR t (4) 3.8 INSUBIDIR t (4) 0.0 INHBIDIR t (3) 2.0 OUTCOBIDIR t (3) XZBIDIR ...
Page 71
Table 44. EP1K50 Device LE Timing Microparameters (Part Symbol Min COMB PRE t CLR t 2 2.0 CL Table 45. EP1K50 Device IOE Timing Microparameters ...
Page 72
ACEX 1K Programmable Logic Device Family Data Sheet Table 46. EP1K50 Device EAB Internal Microparameters Symbol Min t EABDATA1 t EABDATA2 t EABWE1 t EABWE2 t EABRE1 t EABRE2 t EABCLK t EABCO t EABBYPASS t 0.7 EABSU t 0.4 ...
Page 73
Table 47. EP1K50 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 3.7 EABRCCOMB t 3.5 EABRCREG t 2.0 EABWP t 4.5 EABWCCOMB t 5.6 EABWCREG t EABDD t EABDATACO t 1.1 EABDATASU t 0.0 EABDATAH t 0.7 EABWESU ...
Page 74
ACEX 1K Programmable Logic Device Family Data Sheet Table 48. EP1K50 Device Interconnect Timing Microparameters Symbol Min t DIN2IOE t DIN2LE t DIN2DATA t DCLK2IOE t DCLK2LE t SAMELAB t SAMEROW t SAMECOLUMN t DIFFROW t TWOROWS t LEPERIPH t ...
Page 75
Table 50. EP1K50 External Bidirectional Timing Parameters Symbol Min t (2) 2.7 INSUBIDIR t (2) 0.0 INHBIDIR t (3) 3.7 INSUBIDIR t (3) 0.0 INHBIDIR t (2) 2.0 OUTCOBIDIR t (2) XZBIDIR t (2) ZXBIDIR t (3) 0.5 OUTCOBIDIR t ...
Page 76
... Table 51. EP1K100 Device LE Timing Microparameters Symbol Min t LUT t CLUT t RLUT t PACKED CICO t CGEN t CGENR t CASC COMB PRE t CLR Tables 51 through 57 show EP1K100 device internal and external timing parameters. Speed Grade -1 -2 Max Min 0.7 0.5 0.6 0.3 0.2 0.1 0.4 0.1 0.6 0.8 0.6 0.4 0.6 0.7 0.8 0.8 2.0 2.0 Note (1) -3 Max Min Max 1.0 1.5 0.7 0.9 0.8 1.1 0.4 0.5 0.3 0.3 0.1 0.2 0.5 0.7 0.1 0.2 0.9 1 ...
Page 77
... Table 52. EP1K100 Device IOE Timing Microparameters Symbol Min t IOD t IOC t IOCO t IOCOMB t 0.8 IOSU t 0.7 IOH t IOCLR t OD1 t OD2 t OD3 ZX1 t ZX2 t ZX3 t INREG t IOFD t INCOMB Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 1.7 0.0 1.4 0.5 1.0 0.9 0.5 3.0 3.0 4.0 3.5 3.5 3.5 4.5 2.0 0.5 0.5 Note (1) ...
Page 78
... ACEX 1K Programmable Logic Device Family Data Sheet Table 53. EP1K100 Device EAB Internal Microparameters Symbol Min t EABDATA1 t EABDATA1 t EABWE1 t EABWE2 t EABRE1 t EABRE2 t EABCLK t EABCO t EABBYPASS t 0.8 EABSU t 0.1 EABH t 0.3 EABCLR 2 1 1.0 WDSU t 0.2 WDH t 1.6 WASU t 1.6 WAH t 3.0 RASU t 0.1 RAH EABOUT t 1.5 EABCH t 2.7 EABCL ...
Page 79
... Table 54. EP1K100 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 5.9 EABRCOMB t 5.1 EABRCREG t 2.7 EABWP t 5.9 EABWCOMB t 5.4 EABWCREG t EABDD t EABDATACO t 0.8 EABDATASU t 0.1 EABDATAH t 1.1 EABWESU t 0.0 EABWEH t 1.0 EABWDSU t 0.2 EABWDH t 4.1 EABWASU t 0.0 EABWAH t EABWO Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 5 ...
Page 80
... ACEX 1K Programmable Logic Device Family Data Sheet Table 55. EP1K100 Device Interconnect Timing Microparameters Symbol Min t DIN2IOE t DIN2LE t DIN2DATA t DCLK2IOE t DCLK2LE t SAMELAB t SAMEROW t SAMECOLUMN t DIFFROW t TWOROWS t LEPERIPH t LABCARRY t LABCASC Table 56. EP1K100 External Timing Parameters Symbol Min t DRR t (3) 2.0 INSU t (3) 0.0 INH t (3) 2 ...
Page 81
... Table 57. EP1K100 External Bidirectional Timing Parameters Symbol Min t (3) 1.7 INSUBIDIR t (3) 0.0 INHBIDIR t (4) 2.0 INSUBIDIR t (4) 0.0 INHBIDIR t (3) 2.0 OUTCOBIDIR t (3) XZBIDIR t (3) ZXBIDIR t (4) 0.5 OUTCOBIDIR t (4) XZBIDIR t (4) ZXBIDIR Notes to tables: (1) All timing parameters are described in (2) These parameters are specified by characterization. ...
Page 82
... Table 58. ACEX 1K Constant Values Device EP1K10 EP1K30 EP1K50 EP1K100 This supply power calculation provides an I conditions with no output load. The actual I operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions. To better reflect actual designs, the power model (and the constant K in the power calculation equations) for continuous interconnect ACEX 1K devices assumes that LEs drive FastTrack Interconnect channels ...
Page 83
... Operation Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet vs. Operating Frequency EP1K50 I CC Current (mA) 100 50 Frequency (MHz) EP1K100 300 200 Supply I CC Current (mA) 100 0 Frequency (MHz) The ACEX 1K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes ...
Page 84
ACEX 1K Programmable Logic Device Family Data Sheet Table 59. Data Sources for ACEX 1K Configuration Configuration Scheme Configuration device Passive serial (PS) Passive parallel asynchronous (PPA) Passive parallel synchronous (PPS) JTAG Device Pin- Outs 84 During initialization, which occurs ...
Page 85
Revision History Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet The information contained in the ACEX 1K Programmable Logic Device Family Data Sheet version 3.3 supersedes information published in previous versions. The following changes were made to the ...
Page 86
... Altera, ACEX, ACEX 1K, APEX, APEX 20K, APEX 20KE, BitBlaster, ByteBlaster, ByteBlasterMV, ClockBoost, 101 Innovation Drive ClockLock, EP1K10, EP1K30, EP1K50, EP1K100, FineLine BGA, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, Jam, MasterBlaster, MAX, MAX+PLUS, MAX+PLUS II, MegaCore, MultiVolt, and SameFrame are trademarks San Jose, CA 95134 and/or service marks of Altera Corporation in the United States and other countries ...