MC68HC11A1 MOTOROLA [Motorola, Inc], MC68HC11A1 Datasheet - Page 21

no-image

MC68HC11A1

Manufacturer Part Number
MC68HC11A1
Description
8-Bit Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11A1
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC11A1
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC11A1
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC11A1CFE3
Manufacturer:
MOT
Quantity:
24
Part Number:
MC68HC11A1CFN2
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC11A1CFN3
Manufacturer:
ALTERA
Quantity:
201
Part Number:
MC68HC11A1CFN3
Manufacturer:
FREE
Quantity:
20 000
Part Number:
MC68HC11A1CFNE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11A1CFNE3
Manufacturer:
FREESCALE
Quantity:
30
Part Number:
MC68HC11A1CFNE3
Manufacturer:
PLCC
Quantity:
20 000
Company:
Part Number:
MC68HC11A1CFNE3
Quantity:
200
Part Number:
MC68HC11A1CFNE3R
Manufacturer:
FREESCAL
Quantity:
450
Part Number:
MC68HC11A1CFNE3R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11A1CFU3
Manufacturer:
MOTOROL
Quantity:
3
Part Number:
MC68HC11A1FN
Manufacturer:
NXP
Quantity:
4 500
Part Number:
MC68HC11A1FN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
PORTC — Port C Data
PORTB — Port B Data
PORTCL — Port C Latched
MC68HC11A8
MC68HC11A8TS/D
Expan. or
Expan. or
handshake
handshake
or Boot:
RESET:
or Boot:
RESET:
RESET:
Full output
S. Chip
S. Chip
Full input
Test:
Test:
strobed
Simple
mode
Writes affect port C pins. PORTCL is used in the handshake clearing mechanism. When an active edge
occurs on the STRA pin, port C data is latched into the PORTCL register.
ADDR15 ADDR14 ADDR13 ADDR12 ADDR11 ADDR10
ADDR7/
DATA7
PCL7
Bit 7
PC7
PC7
Bit 7
Bit 7
PB7
PB7
with STAF=1
with STAF=1
with STAF=1
then write to
U
Read PIOC
Read PIOC
Read PIOC
0
0
Sequence
then read
then read
PORTCL
PORTCL
PORTCL
Clearing
In single chip and boot modes, port C pins reset to high impedance inputs (DDRC
registers are set to zero). In expanded and special test modes, port C is a multi-
plexed address/data bus and the port C register address is treated as an external
memory location.
STAF
ADDR6/
DATA6
PCL6
PC6
PC6
PB6
PB6
U
6
0
6
0
6
HNDS
0
1
1
ADDR5/
DATA5
PCL5
PC5
PC5
PB5
PB5
U
5
0
5
0
5
OIN
X
0
1
Table 5 Parallel I/O Control
ADDR4/
DATA4
PCL4
PC4
PC4
PB4
PB4
active pulse
active pulse
active level
active level
U
4
0
4
0
4
0 = STRB
1 = STRB
0 = STRB
1 = STRB
PLS
X
ADDR3/
DATA3
NOTE
PCL3
PC3
PC3
PB3
PB3
U
3
0
3
0
3
Follow
DDRC
0
1
1
0
ADDR2/
0
1
DATA2
PCL2
PC2
PC2
PB2
PB2
U
2
0
2
0
2
Active Edge
Port C
Driven
EGA
STRA
ADDR1/
ADDR9
DATA1
PCL1
PC1
PC1
PB1
PB1
U
1
0
1
0
1
Follow
DDRC
$1003
$1004
$1005
ADDR0/
ADDR8
DATA0
PCL0
Bit 0
PC0
PC0
Bit 0
Bit 0
PB0
PB0
U
edge on STRA
edge on STRA
puts if STRA at
0
0
Inputs latched
Inputs latched
Driven as out-
follows DDRC
if STRA not at
into PORTCL
on any active
into PORTCL
on any active
active level,
active level
Port C
MOTOROLA
Normal out-
Normal out-
unaffected
unaffected
pulses on
writes to
put port,
in hand-
put port,
in hand-
Port B
modes
modes
STRB
port B
shake
shake
21

Related parts for MC68HC11A1