MC68HC11A1 MOTOROLA [Motorola, Inc], MC68HC11A1 Datasheet - Page 28

no-image

MC68HC11A1

Manufacturer Part Number
MC68HC11A1
Description
8-Bit Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11A1
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC11A1
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC11A1
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC11A1CFE3
Manufacturer:
MOT
Quantity:
24
Part Number:
MC68HC11A1CFN2
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC11A1CFN3
Manufacturer:
ALTERA
Quantity:
201
Part Number:
MC68HC11A1CFN3
Manufacturer:
FREE
Quantity:
20 000
Part Number:
MC68HC11A1CFNE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11A1CFNE3
Manufacturer:
FREESCALE
Quantity:
30
Part Number:
MC68HC11A1CFNE3
Manufacturer:
PLCC
Quantity:
20 000
Company:
Part Number:
MC68HC11A1CFNE3
Quantity:
200
Part Number:
MC68HC11A1CFNE3R
Manufacturer:
FREESCAL
Quantity:
450
Part Number:
MC68HC11A1CFNE3R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11A1CFU3
Manufacturer:
MOTOROL
Quantity:
3
Part Number:
MC68HC11A1FN
Manufacturer:
NXP
Quantity:
4 500
Part Number:
MC68HC11A1FN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
RDRF — Receive Data Register Full Flag
IDLE — Idle Line Detected Flag
OR — Overrun Error Flag
NF — Noise Error Flag
FE — Framing Error
SCDR — SCI Data Register
28
MOTOROLA
RESET:
Set if a received character is ready to be read from SCDR. Cleared by SCSR read with RDRF set fol-
lowed by SCDR read.
Set if the RxD line is idle. IDLE flag is inhibited when RWU is set to one. Cleared by SCSR read with
IDLE set followed by SCDR read. Once cleared, IDLE is not set again until the RxD line has been active
and becomes idle again.
Set if a new character is received before a previously received character is read from SCDR. Cleared
by SCSR read with OR set followed by SCDR read.
Set if majority sample logic detects anything other than a unanimous decision. Cleared by SCSR read
with NF set followed by SCDR read.
Set if a zero is detected where a stop bit was expected. Cleared by SCSR read with FE set followed by
SCDR read.
R7/T7
Bit 7
U
Receive and transmit are double buffered. Reads access the receive data buffer
and writes access the transmit data buffer.
R6/T6
U
6
R5/T5
U
5
R4/T4
U
4
NOTE
R3/T3
U
3
R2/T2
U
2
R1/T1
U
1
$102F
R0/T0
Bit 0
U
MC68HC11A8TS/D
MC68HC11A8

Related parts for MC68HC11A1