MC68HC705 MOTOROLA [Motorola, Inc], MC68HC705 Datasheet - Page 154

no-image

MC68HC705

Manufacturer Part Number
MC68HC705
Description
HCMOS Microcontroller Unit
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705
Manufacturer:
ON
Quantity:
66
Part Number:
MC68HC705
Manufacturer:
MOTOROLA
Quantity:
9 066
Part Number:
MC68HC705B16
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
MC68HC705B16
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68HC705B16
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC705B16CFN
Manufacturer:
MOT
Quantity:
2 132
Part Number:
MC68HC705B16CFN
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC705B16CFNE
Manufacturer:
FREESCALE
Quantity:
2 512
Part Number:
MC68HC705B16NCFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705B16NCFNE
Manufacturer:
FREESCALE
Quantity:
2 513
Part Number:
MC68HC705B5B
Manufacturer:
MOTOROLA
Quantity:
20 000
Instruction Set
12.3.5 Indexed, No Offset
12.3.6 Indexed, 8-Bit Offset
12.3.7 Indexed, 16-Bit Offset
Technical Data
154
Indexed instructions with no offset are 1-byte instructions that can
access data with variable addresses within the first 256 memory
locations. The index register contains the low byte of the effective
address of the operand. The CPU automatically uses $00 as the high
byte, so these instructions can address locations $0000–$00FF.
Indexed, no offset instructions are often used to move a pointer through
a table or to hold the address of a frequently used RAM or I/O location.
Indexed, 8-bit offset instructions are 2-byte instructions that can access
data with variable addresses within the first 511 memory locations. The
CPU adds the unsigned byte in the index register to the unsigned byte
following the opcode. The sum is the effective address of the operand.
These instructions can access locations $0000–$01FE.
Indexed 8-bit offset instructions are useful for selecting the kth element
in an n-element table. The table can begin anywhere within the first 256
memory locations and could extend as far as location 510 ($01FE). The
k value is typically in the index register, and the address of the beginning
of the table is in the byte following the opcode.
Indexed, 16-bit offset instructions are 3-byte instructions that can access
data with variable addresses at any location in memory. The CPU adds
the unsigned byte in the index register to the two unsigned bytes
following the opcode. The sum is the effective address of the operand.
The first byte after the opcode is the high byte of the 16-bit offset; the
second byte is the low byte of the offset.
Indexed, 16-bit offset instructions are useful for selecting the kth element
in an n-element table anywhere in memory.
As with direct and extended addressing, the Motorola assembler
determines the shortest form of indexed addressing.
Instruction Set
MC68HC705C8A — Rev. 2.0
MOTOROLA

Related parts for MC68HC705