MC68HC705BD3 FREESCALE [Freescale Semiconductor, Inc], MC68HC705BD3 Datasheet - Page 59

no-image

MC68HC705BD3

Manufacturer Part Number
MC68HC705BD3
Description
High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC705BD32B
Manufacturer:
MOT
Quantity:
57
Part Number:
MC68HC705BD3P
Manufacturer:
MOTOROLA
Quantity:
2 852
Part Number:
MC68HC705BD3P
Manufacturer:
MOT
Quantity:
5 173
LAMAR BSET
ENMASR BCLR
NXMAR LDA
7.4.5
At the end of data transfer, if the master still wants to communicate on the bus, it can generate
another START signal followed by another slave address without first generating a STOP signal.
A program example is as shown.
RESTART
7.4.6
In the slave service routine, the master addressed as slave bit (MAAS) should be tested to check
if a calling of its own address has been received (Figure 7-4). If MAAS is set, software should set
the transmit/receive mode select bit (MTX bit of MCR) according to the R/W command bit (SRW).
Writing to the MCR clears the MAAS automatically. A data transfer may then be initiated by writing
to MDR or a dummy read from MDR.
In the slave transmit routine, the received acknowledge bit (RXAK) must be tested before
transmitting the next byte of data. RXAK, if set indicates the end of data signal from the master
receiver, the slave transmitter must then switch from transmit mode to receive mode by software
and a dummy read must follow to release the SCL line so that the master can generate a STOP
signal.
7.4.7
If more than one master want to acquire the bus simultaneously, only one master can win and the
others will lose arbitration. The losing device immediately switches to slave receive mode by
M-Bus hardware. Its data output to the SDA line is stopped, but internal transmit clock still runs
until the end of the data byte transmission. An interrupt occurs when this dummy byte transmission
MC68HC05BD3
BRA
STA
RTI
Generation of a Repeated START Signal
Slave Mode
Arbitration Lost
3,MCR
NXMAR
5,MCR
MDR
RXBUF
BCLR
BSET
LDA
STA
5,MCR
5,MCR
#CALLING
MDR
M-BUS SERIAL INTERFACE
; TRANSMITTING
; SIGNAL
; LAST SECOND, DISABLE ACK
; LAST ONE, GENERATE 'STOP'
; READ DATA AND STORE
; GENERATED BY THESE TWO
; CONSECUTIVE INSTRUCTIONS
; GET THE CALLING ADDRESS
; TRANSMIT THE CALLING
; ADDRESS
; ANOTHER START (RESTART) IS
TPG
7-13
7

Related parts for MC68HC705BD3