MC68HC705BD3 FREESCALE [Freescale Semiconductor, Inc], MC68HC705BD3 Datasheet - Page 68

• Manufacturer Part Number: MC68HC705BD3
• Description: High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

8
SOUT - Sync Output Select
When cleared, the outputs to VTTL and HTTL are the internally generated signals. When set, the
outputs are the processed input signals. This bit can only be set if both VDET and HDET are logic
1’s, and will be cleared automatically if VDET or HDET is not logic “1”. Reset clears this bit.
INSRTB - Hsync Insertion Bit
For separate sync inputs, when this Hsync Insertion bit is cleared, sync pulses will continue to be
the Hsync signal during the Vertical Sync Pulse. For composite sync input, when this Hsync
Insertion bit is cleared, emulated sync pulses will be inserted into the Hsync signal during the
Vertical Sync Pulse. In both cases, when this bit is set, there will be no inserted pulses, and the
Hsync signal will be high during the Vertical Sync Pulse. Reset clears this bit.
FOUT - Internal Hsync Frequency Select
This bit selects the frequency of the free running Hsync signal to HTTL pin if SOUT bit is cleared.
When FOUT is set, 63.5Hz and 62.5KHz signals are output to VTTL and HTTL, respectively.
When FOUT is cleared, 63.5Hz and 48.8KHz signals are output instead. Reset clears this bits.
VSIN - Vsync Input Source
This bit selects the source of the input sync signals. Reset clears this bits.
8-8
1 (set)
0 (clear) –
1 (set)
0 (clear) –
1 (set)
0 (clear) –
1 (set)
0 (clear) –
–
–
–
–
Use processed VSYNC and HSYNC inputs for VTTL and HTTL.
Use internally generated sync signals for VTTL and HTTL.
No inserted pulses. Hsync remains high state during the vertical sync
pulse.
For composite sync inputs, emulated sync pulses will be inserted into
the Hsync signal during the vertical sync pulse.
63.5Hz and 62.5KHz for VTTL and HTTL outputs respectively if
internally generated sync signals are selected.
63.5Hz and 48.8KHz for VTTL and HTTL outputs respectively if
internally generated sync signals are selected.
Separated sync signals through VSYNC and HSYNC inputs.
Composite sync signal through HSYNC input
SYNC SIGNAL PROCESSOR
MC68HC05BD3
TPG