MC68HC705J1AC FREESCALE [Freescale Semiconductor, Inc], MC68HC705J1AC Datasheet
MC68HC705J1AC
Available stocks
Related parts for MC68HC705J1AC
MC68HC705J1AC Summary of contents
Page 1
Freescale Semiconductor Microcontrollers © Freescale Semiconductor, Inc., 2004. All rights reserved. M68HC05 For More Information On This Product, Go to: www.freescale.com MC68HC705J1A MC68HRC705J1A MC68HSC705J1A MC68HSR705J1A Technical Data MC68HC705J1A/D Rev. 4, 5/2002 ...
Page 2
Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com ...
Page 3
Freescale Semiconductor, Inc. MC68HC705J1A MC68HRC705J1A MC68HSC705J1A MC68HSR705J1A Technical Data To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify ...
Page 4
Freescale Semiconductor, Inc. Technical Data Revision Date Level Figure 2-2. I/O Register Summary last entry (Mask Option Register) Figure 2-4. Mask Option Register (MOR) May, 2002 4.0 state 6.3.3 Pulldown Register A 6.4.3 Pulldown Register B Technical Data Revision History ...
Page 5
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Section 1. General Description . . . . . . . . . . . . . . . . . . . . 21 Section 2. Memory . . . . . ...
Page 6
Freescale Semiconductor, Inc. List of Sections Technical Data List of Sections For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 7
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 1.1 1.2 1.3 1.4 1.5 1.5.1 1.5.2 1.5.2.1 1.5.2.2 1.5.2.3 1.5.2.4 1.6 1.7 1.8 1.9 2.1 2.2 2.3 2.4 2.5 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Section 1. General ...
Page 8
Freescale Semiconductor, Inc. Table of Contents 2.6 2.6.1 2.6.2 2.6.3 2.7 2.8 3.1 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.6 3.6.1 3.6.1.1 3.6.1.2 3.6.1.3 3.6.1.4 3.6.1.5 3.6.1.6 3.6.1.7 3.6.1.8 3.6.2 3.6.2.1 3.6.2.2 3.6.2.3 3.6.2.4 3.6.2.5 Technical Data ...
Page 9
Freescale Semiconductor, Inc. 3.7 3.8 4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.4.1 4.4.2 4.4.3 4.4.3.1 4.4.3.2 4.4.4 5.1 5.2 5.3 5.4 5.4.1 5.4.2 5.4.3 5.4.4 5.4.5 5.4.6 5.5 MC68HC705J1A — Rev. 4.0 For More Information On This Product, ...
Page 10
Freescale Semiconductor, Inc. Table of Contents 6.1 6.2 6.3 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.4 6.4.1 6.4.2 6.4.3 6.5 6.6 7.1 7.2 7.3 7.3.1 7.3.2 7.3.3 7.4 7.5 7.6 7.6.1 7.6.2 Technical Data Section 6. Parallel Input/Output (I/O) Ports Contents ...
Page 11
Freescale Semiconductor, Inc. 8.1 8.2 8.3 8.3.1 8.3.2 8.4 8.5 8.5.1 8.5.2 9.1 9.2 9.3 9.4 9.5 9.5.1 9.5.2 9.6 9.6.1 9.6.2 10.1 10.2 10.3 10.4 10.5 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Section 8. External ...
Page 12
Freescale Semiconductor, Inc. Table of Contents 10.6 10.7 10.8 10.9 10.10 Typical Supply Currents . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 13
Freescale Semiconductor, Inc. B.1 B.2 B.3 B.4 B.5 B.6 C.1 C.2 C.3 C.4 C.5 C.6 C.7 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Appendix B. MC68HSC705J1A Contents . . . . . . . . . . ...
Page 14
Freescale Semiconductor, Inc. Table of Contents Technical Data Table of Contents For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 15
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Figure 1-1 1-2 1-3 1-4 1-5 1-6 1-7 1-8 2-1 2-2 2-3 2-4 3-1 3-2 3-3 3-4 3-5 3-6 4-1 4-2 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Title Block ...
Page 16
Freescale Semiconductor, Inc. List of Figures Figure 4-3 4-4 4-5 4-6 4-7 5-1 5-2 6-1 6-2 6-3 6-4 6-5 6-6 6-7 6-8 6-9 7-1 8-1 8-2 8-3 8-4 9-1 9-2 9-3 9-4 Technical Data Title External Reset Timing . . ...
Page 17
Freescale Semiconductor, Inc. Figure 10-1 10-2 10-3 10-4 10-5 10-6 10-7 10-8 10-9 A-1 A-2 B-1 B-2 C-1 C-2 C-3 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Title PA0–PA7, PB0–PB5 Typical High-Side Driver Characteristics . . . ...
Page 18
Freescale Semiconductor, Inc. List of Figures Technical Data List of Figures For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 19
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Table 1-1 3-1 3-2 3-3 3-4 3-5 3-6 3-7 4-1 4-2 4-3 4-4 6-1 6-2 9-1 12-1 A-1 B-1 C-1 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Title Programmable Options. ...
Page 20
Freescale Semiconductor, Inc. List of Tables Technical Data List of Tables For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 21
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 1.1 Contents 1.2 1.3 1.4 1.5 1.5.1 1.5.2 1.5.2.1 1.5.2.2 1.5.2.3 1.5.2.4 1.6 1.7 1.8 1.9 MC68HC705J1A — Rev. 4.0 For More Information On This Product, Section 1. General Description Introduction . . ...
Page 22
Freescale Semiconductor, Inc. General Description 1.2 Introduction The MC68HC705J1A is a member of Motorola’s low-cost, high-performance M68HC05 Family of 8-bit microcontroller units (MCUs). The M68HC05 Family is based on the customer-specified integrated circuit (CSIC) design strategy. All MCUs in the ...
Page 23
Freescale Semiconductor, Inc. OSC1 INTERNAL OSCILLATOR OSC2 RESET IRQ/V PP MC68HC705J1A — Rev. 4.0 For More Information On This Product, 15-STAGE DIVIDE MULTIFUNCTION BY ³2 TIMER SYSTEM WATCHDOG AND ILLEGAL ADDRESS DETECT CPU CONTROL ALU 68HC05 CPU ACCUMULATOR CPU REGISTERS ...
Page 24
Freescale Semiconductor, Inc. General Description 1.3 Features Features of the MC68HC705J1A include: • • • • • • • • • • • • Technical Data Peripheral modules: – 15-stage multifunction timer – Computer operating properly (COP) watchdog 14 bidirectional ...
Page 25
Freescale Semiconductor, Inc. 1.4 Programmable Options The options in (MOR). COP watchdog timer External interrupt triggering Port A IRQ pin interrupts Port pulldown resistors STOP instruction mode Crystal oscillator internal resistor EPROM security Short oscillator delay counter 1.5 Pin Assignments ...
Page 26
Freescale Semiconductor, Inc. General Description Technical Data OSC1 1 OSC2 2 PB5 3 PB4 4 PB3 5 PB2 6 PB1 7 PB0 Figure 1-2. Pin Assignments MCU C2 ...
Page 27
Freescale Semiconductor, Inc. 1.5.2 OSC1 and OSC2 The OSC1 and OSC2 pins are the connections for the on-chip oscillator. The oscillator can be driven by any of these: 1. Crystal (See 2. Ceramic resonator (See 3. Resistor/capacitor (RC) oscillator (Refer ...
Page 28
Freescale Semiconductor, Inc. General Description 1.5.2.2 Ceramic Resonator Oscillator To reduce cost, use a ceramic resonator instead of the crystal. The circuits shown in circuits. Follow the resonator manufacturer’s recommendations, as the resonator parameters determine the external component values required ...
Page 29
Freescale Semiconductor, Inc. Mount the resonator and components as close as possible to the pins for startup stabilization and to minimize output distortion. An internal startup resistor of approximately provided between OSC1 and OSC2 as a programmable ...
Page 30
Freescale Semiconductor, Inc. General Description 1.5.2.3 RC Oscillator Refer to MC68HSR705J1A. 1.5.2.4 External Clock An external clock from another complementary metal-oxide semiconductor (CMOS)-compatible device can be connected to the OSC1 input, with the OSC2 input not connected, as shown in ...
Page 31
Freescale Semiconductor, Inc. 1.7 IRQ/V PP The external interrupt/programming voltage pin (IRQ/V asynchronous IRQ interrupt function of the CPU. Additionally used to program the user EPROM and mask option register. (See Memory The LEVEL bit in the mask ...
Page 32
Freescale Semiconductor, Inc. General Description Technical Data General Description For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 33
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 2.1 Contents 2.2 2.3 2.4 2.5 2.6 2.6.1 2.6.2 2.6.3 2.7 2.8 2.2 Introduction This section describes the organization of the on-chip memory consisting of: • • MC68HC705J1A — Rev. 4.0 For More ...
Page 34
Freescale Semiconductor, Inc. Memory 2.3 Memory Map $0000 I/O Registers 32 Bytes $001F $0020 Unimplemented 160 Bytes $00BF $00C0 RAM 64 Bytes $00FF $0100 Unimplemented 512 Bytes $02FF $0300 EPROM 1232 Bytes $07CF $07D0 Unimplemented 30 Bytes $07ED $07EE Test ...
Page 35
Freescale Semiconductor, Inc. 2.4 Input/Output Register Summary Addr. Register Name Read: Port A Data Register $0000 (PORTA) Write: See page 89. Reset: Read: Port B Data Register $0001 (PORTB) Write: See page 92. Reset: $0002 Unimplemented $0003 Unimplemented Read: Data ...
Page 36
Freescale Semiconductor, Inc. Memory Addr. Register Name Read: Timer Counter Register $0009 (TCR) Write: See page 114. Reset: Read: IRQ Status and Control $000A Register (ISCR) Write: See page 106. Reset: $000B Unimplemented $000F Unimplemented Read: Pulldown Register A $0010 ...
Page 37
Freescale Semiconductor, Inc. Addr. Register Name $0019 Unimplemented $001E Unimplemented $001F Reserved Read: COP Register $07F0 (COPR) Write: See page 99. Reset: Read: Mask Option Register $07F1 (MOR) Write: See page 41. Reset: Figure 2-2. I/O Register Summary (Sheet 3 ...
Page 38
Freescale Semiconductor, Inc. Memory 2.6 EPROM/OTPROM A microcontroller unit (MCU) with a quartz window has 1240 bytes of erasable, programmable ROM (EPROM). The quartz window allows EPROM erasure with ultraviolet light. NOTE: Keep the quartz window covered with an opaque ...
Page 39
Freescale Semiconductor, Inc. 2.6.2 EPROM Programming Register The EPROM programming register (EPROG) contains the control bits for programming the EPROM/OTPROM. Address: Read: Write: Reset: ELAT — EPROM Bus Latch Bit This read/write bit latches the address and data buses for ...
Page 40
Freescale Semiconductor, Inc. Memory NOTE: Writing logic 1s to both the ELAT and EPGM bits with a single instruction sets ELAT and clears EPGM. ELAT must be set first by a separate instruction. Bits [7:3] — Reserved Take these steps ...
Page 41
Freescale Semiconductor, Inc. Take these steps to program the mask option register: 1. Apply the programming voltage Write to the MOR. 3. Set the MPGM bit and wait for a time Clear the MPGM bit. 5. ...
Page 42
Freescale Semiconductor, Inc. Memory SWAIT — Stop-to-Wait Conversion Bit The SWAIT bit enables halt mode. When the SWAIT bit is set, the CPU interprets the STOP instruction as a WAIT instruction, and the MCU enters halt mode. Halt mode is ...
Page 43
Freescale Semiconductor, Inc. 2.8 EPROM Programming Characteristics Programming voltage IRQ/V Programming current IRQ/V Programming time Per array byte MOR MC68HC705J1A — Rev. 4.0 For More Information On This Product, (1) Symbol Characteristic EPGM t ...
Page 44
Freescale Semiconductor, Inc. Memory Technical Data Memory For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 45
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Section 3. Central Processor Unit (CPU) 3.1 Contents 3.2 3.3 3.4 3.5 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5 3.6 3.6.1 3.6.1.1 3.6.1.2 3.6.1.3 3.6.1.4 3.6.1.5 3.6.1.6 3.6.1.7 3.6.1.8 3.6.2 3.6.2.1 3.6.2.2 3.6.2.3 3.6.2.4 3.6.2.5 ...
Page 46
Freescale Semiconductor, Inc. Central Processor Unit (CPU) 3.2 Introduction The central processor unit (CPU) consists of a CPU control unit, an arithmetic/logic unit (ALU), and five CPU registers. The CPU control unit fetches and decodes instructions. The ALU executes the ...
Page 47
Freescale Semiconductor, Inc. CPU CONTROL UNIT HALF-CARRY FLAG CARRY/BORROW FLAG MC68HC705J1A — Rev. 4.0 For More Information On ...
Page 48
Freescale Semiconductor, Inc. Central Processor Unit (CPU) 3.5 CPU Registers The M68HC05 CPU contains five registers that control and monitor microcontroller unit (MCU) operation: • • • • • CPU registers are not memory mapped. 3.5.1 Accumulator The accumulator (A) ...
Page 49
Freescale Semiconductor, Inc. 3.5.3 Stack Pointer The stack pointer (SP 16-bit register that contains the address of the next location on the stack. During a reset or after the reset stack pointer instruction (RSP), the stack pointer is ...
Page 50
Freescale Semiconductor, Inc. Central Processor Unit (CPU) 3.5.4 Program Counter The program counter (PC 16-bit register that contains the address of the next instruction or operand to be fetched. The five most significant bits of the program counter ...
Page 51
Freescale Semiconductor, Inc. H — Half-Carry Flag The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD (add without carry) or ADC (add with carry) operation. The half-carry flag ...
Page 52
Freescale Semiconductor, Inc. Central Processor Unit (CPU) 3.6 Instruction Set The MCU instruction set has 62 instructions and uses eight addressing modes. 3.6.1 Addressing Modes The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide ...
Page 53
Freescale Semiconductor, Inc. 3.6.1.3 Direct Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the ...
Page 54
Freescale Semiconductor, Inc. Central Processor Unit (CPU) The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode. 3.6.1.7 Indexed, 16-Bit Offset Indexed, 16-bit offset instructions ...
Page 55
Freescale Semiconductor, Inc. 3.6.2 Instruction Types The MCU instructions fall into these five categories: • • • • • 3.6.2.1 Register/Memory Instructions These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is ...
Page 56
Freescale Semiconductor, Inc. Central Processor Unit (CPU) 3.6.2.2 Read-Modify-Write Instructions These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register. NOTE: Do not use ...
Page 57
Freescale Semiconductor, Inc. 3.6.2.3 Jump/Branch Instructions Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to ...
Page 58
Freescale Semiconductor, Inc. Central Processor Unit (CPU) Technical Data Table 3-3. Jump and Branch Instructions Instruction Branch if carry bit clear Branch if carry bit set Branch if equal Branch if half-carry bit clear Branch if half-carry bit set Branch ...
Page 59
Freescale Semiconductor, Inc. 3.6.2.4 Bit Manipulation Instructions The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on ...
Page 60
Freescale Semiconductor, Inc. Central Processor Unit (CPU) 3.6.2.5 Control Instructions These instructions act on CPU registers and control CPU operation during program execution. Technical Data Table 3-5. Control Instructions Instruction Clear carry bit Clear interrupt mask No operation Reset stack ...
Page 61
Freescale Semiconductor, Inc. 3.7 Instruction Set Summary Table 3-6. Instruction Set Summary (Sheet Source Operation Form ADC #opr ADC opr ADC opr Add with Carry ADC opr,X ADC opr,X ADC ,X ADD #opr ADD opr ADD opr ...
Page 62
Freescale Semiconductor, Inc. Central Processor Unit (CPU) Table 3-6. Instruction Set Summary (Sheet Source Operation Form BHI rel Branch if Higher BHS rel Branch if Higher or Same BIH rel Branch if IRQ Pin High BIL rel ...
Page 63
Freescale Semiconductor, Inc. Table 3-6. Instruction Set Summary (Sheet Source Operation Form BSR rel Branch to Subroutine CLC Clear Carry Bit CLI Clear Interrupt Mask CLR opr CLRA CLRX Clear Byte CLR opr,X CLR ,X CMP #opr ...
Page 64
Freescale Semiconductor, Inc. Central Processor Unit (CPU) Table 3-6. Instruction Set Summary (Sheet Source Operation Form JMP opr JMP opr JMP opr,X Unconditional Jump JMP opr,X JMP ,X JSR opr JSR opr JSR opr,X Jump to Subroutine ...
Page 65
Freescale Semiconductor, Inc. Table 3-6. Instruction Set Summary (Sheet Source Operation Form ROL opr ROLA ROLX Rotate Byte Left through Carry Bit ROL opr,X ROL ,X ROR opr RORA RORX Rotate Byte Right through Carry Bit ROR ...
Page 66
Freescale Semiconductor, Inc. Central Processor Unit (CPU) Table 3-6. Instruction Set Summary (Sheet Source Operation Form SWI Software Interrupt TAX Transfer Accumulator to Index Register TST opr TSTA TSTX Test Memory Byte for Negative or Zero TST ...
Page 67
Freescale Semiconductor, Inc. MC68HC705J1A — Rev. 4.0 For More Information On This Product, Central Processor Unit (CPU) Go to: www.freescale.com Central Processor Unit (CPU) Opcode Map Technical Data ...
Page 68
Freescale Semiconductor, Inc. Central Processor Unit (CPU) Technical Data Central Processor Unit (CPU) For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 69
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 4.1 Contents 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.4.1 4.4.2 4.4.3 4.4.3.1 4.4.3.2 4.4.4 4.2 Introduction Reset initializes the microcontroller unit (MCU) by returning the program counter to a known address and ...
Page 70
Freescale Semiconductor, Inc. Resets and Interrupts 4.3 Resets A reset immediately stops the operation of the instruction being executed, initializes certain control and status bits, and loads the program counter with a user-defined reset vector address. These sources can generate ...
Page 71
Freescale Semiconductor, Inc. 4.3.1 Power-On Reset A positive transition on the V NOTE: The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage. A 4064-t active allows the clock generator to ...
Page 72
Freescale Semiconductor, Inc. Resets and Interrupts 4.3.2 External Reset A logic 0 applied to the RESET pin for 1 1/2 t reset. A Schmitt trigger senses the logic level at the RESET pin. INTERNAL INTERNAL ADDRESS BUS INTERNAL DATA BUS ...
Page 73
Freescale Semiconductor, Inc. 4.4 Interrupts These sources can generate interrupts: • • • An interrupt temporarily stops the program sequence to process a particular event. An interrupt does not stop the operation of the instruction being executed, but takes effect ...
Page 74
Freescale Semiconductor, Inc. Resets and Interrupts The CPU clears the IRQ latch during interrupt processing, so that another interrupt signal on the IRQ/V request during the interrupt service routine. As soon as the I bit is cleared during the return ...
Page 75
Freescale Semiconductor, Inc. IRQ PIN IRQ IRQ n IRQ (INTERNAL) Figure 4-5. External Interrupt Timing Interrupt pulse width low (edge-triggered) Interrupt pulse period The minimum, t plus 19 Interrupt pulse width low ...
Page 76
Freescale Semiconductor, Inc. Resets and Interrupts 4.4.3 Timer Interrupts The timer can generate these interrupt requests: • • Setting the I bit in the condition code register disables timer interrupts. 4.4.3.1 Real-Time Interrupt A real-time interrupt occurs if the real-time ...
Page 77
Freescale Semiconductor, Inc STACKING ORDER Function Reset Software interrupt (SWI) External interrupt Timer interrupts 1. The COP watchdog is programmable in the mask option register. MC68HC705J1A — Rev. 4.0 For More Information On This Product, ...
Page 78
Freescale Semiconductor, Inc. Resets and Interrupts Technical Data FROM RESET YES I BIT SET? NO YES EXTERNAL INTERRUPT? NO TIMER YES INTERRUPT? NO LOAD PC WITH INTERRUPT VECTOR FETCH NEXT INSTRUCTION SWI YES INSTRUCTION? NO RTI YES INSTRUCTION? NO Figure ...
Page 79
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 5.1 Contents 5.2 5.3 5.4 5.4.1 5.4.2 5.4.3 5.4.4 5.4.5 5.4.6 5.5 5.2 Introduction The microcontroller unit (MCU) can enter these low-power standby modes: • • • MC68HC705J1A — Rev. 4.0 For More ...
Page 80
Freescale Semiconductor, Inc. Low-Power Modes • 5.3 Exiting Stop and Wait Modes The events described in this subsection bring the MCU out of stop mode and load the program counter with the reset vector or with an interrupt vector. Exiting ...
Page 81
Freescale Semiconductor, Inc. • • 5.4 Effects of Stop and Wait Modes The STOP and WAIT instructions have the effects described in this subsection on MCU modules. 5.4.1 Clock Generation The STOP instruction: The STOP instruction disables the internal oscillator, ...
Page 82
Freescale Semiconductor, Inc. Low-Power Modes 5.4.2 CPU The STOP instruction: • • After exiting stop mode, the CPU clock begins running after the oscillator stabilization delay. After exit from stop mode by external interrupt, the I bit remains clear. After ...
Page 83
Freescale Semiconductor, Inc. After exit from stop mode by reset: • • The WAIT instruction: The WAIT instruction has no effect on the COP watchdog. NOTE: To prevent a COP timeout during wait mode, exit wait mode periodically to service ...
Page 84
Freescale Semiconductor, Inc. Low-Power Modes 5.4.5 EPROM/OTPROM The STOP instruction: The STOP instruction during erasable, programmable read-only memory (EPROM) programming clears the EPGM bit in the EPROM programming register, removing the programming voltage from the EPROM. The WAIT instruction: The ...
Page 85
Freescale Semiconductor, Inc. 5.5 Timing OSC (NOTE RESET t ILIH IRQ/V PP (NOTE 2) IRQ/V PP (NOTE 3) INTERNAL CLOCK INTERNAL ADDRESS BUS Notes: 1. Internal clocking from OSC1 pin 2. Edge-triggered external interrupt mask option 3. ...
Page 86
Freescale Semiconductor, Inc. Low-Power Modes STOP SWAIT BIT SET? NO CLEAR I BIT IN CCR SET IRQE BIT IN ISCR CLEAR TOF, RTIF, TOIE, AND RTIE BITS IN TSCR TURN OFF INTERNAL OSCILLATOR YES EXTERNAL RESET? NO YES EXTERNAL INTERRUPT? ...
Page 87
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Section 6. Parallel Input/Output (I/O) Ports 6.1 Contents 6.2 6.3 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.4 6.4.1 6.4.2 6.4.3 6.5 6.6 6.2 Introduction Fourteen bidirectional pins form one 8-bit input/output (I/O) port and ...
Page 88
Freescale Semiconductor, Inc. Parallel Input/Output (I/O) Ports Addr. Register Name Read: Port A Data Register $0000 (PORTA) Write: See page 89. Reset: Read: Port B Data Register $0001 (PORTB) Write: See page 92. Reset: Read: Data Direction Register A $0004 ...
Page 89
Freescale Semiconductor, Inc. 6.3 Port A Port 8-bit bidirectional port. 6.3.1 Port A Data Register The port A data register (PORTA) contains a latch for each port A pin. Address: Read: Write: Reset: PA[7:0] — Port A ...
Page 90
Freescale Semiconductor, Inc. Parallel Input/Output (I/O) Ports 6.3.2 Data Direction Register A Data direction register A (DDRA) determines whether each port A pin is an input or an output. Address: Read: Write: Reset: DDRA[7:0] — Data Direction Register A Bits ...
Page 91
Freescale Semiconductor, Inc. Writing a logic DDRA bit enables the output buffer for the corresponding port A pin; a logic 0 disables the output buffer. When bit DDRAx is a logic 1, reading address $0000 reads the ...
Page 92
Freescale Semiconductor, Inc. Parallel Input/Output (I/O) Ports 6.3.4 Port A LED Drive Capability The outputs for the upper four bits of port A (PA4–PA7) can drive light-emitting diodes (LEDs). PA4–PA7 can sink approximately current to V 6.3.5 ...
Page 93
Freescale Semiconductor, Inc. 6.4.2 Data Direction Register B Data direction register B (DDRB) determines whether each port B pin is an input or an output. Address: Read: Write: Reset: DDRB[5:0] — Data Direction Register B Bits These read/write bits control ...
Page 94
Freescale Semiconductor, Inc. Parallel Input/Output (I/O) Ports Writing a logic DDRB bit enables the output buffer for the corresponding port B pin; a logic 0 disables the output buffer. When bit DDRBx is a logic 1, reading ...
Page 95
Freescale Semiconductor, Inc. 6.5 5.0-Volt I/O Port Electrical Characteristics Characteristic Current drain per pin excluding PA4–PA7 Output high voltage (I = 0.8 mA) PA0–PA7, PB0–PB5 – Load Output low voltage (I = 1.6 mA) PA0–PA3, PB0–PB5 Load (I = 10.0 ...
Page 96
Freescale Semiconductor, Inc. Parallel Input/Output (I/O) Ports Technical Data Parallel Input/Output (I/O) Ports For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 97
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Section 7. Computer Operating Properly (COP) Module 7.1 Contents 7.2 7.3 7.3.1 7.3.2 7.3.3 7.4 7.5 7.6 7.6.1 7.6.2 7.2 Introduction The computer operating properly (COP) watchdog resets the microcontroller (MCU) in case ...
Page 98
Freescale Semiconductor, Inc. Computer Operating Properly (COP) Module 7.3 Operation Operation of the COP is described in this subsection. 7.3.1 COP Watchdog Timeout Four counter stages at the end of the timer make up the COP watchdog. The COP resets ...
Page 99
Freescale Semiconductor, Inc. Clearing the COP bit disables the COP watchdog timer regardless of the IRQ/V If the main program executes within the COP timeout period, the clearing routine should be executed only once. If the main program takes longer ...
Page 100
Freescale Semiconductor, Inc. Computer Operating Properly (COP) Module 7.6 Low-Power Modes The STOP and WAIT instructions have these effects on the COP watchdog. 7.6.1 Stop Mode The STOP instruction clears the COP watchdog counter and disables the clock to the ...
Page 101
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A Section 8. External Interrupt Module (IRQ) 8.1 Contents 8.2 8.3 8.3.1 8.3.2 8.4 8.5 8.5.1 8.5.2 8.2 Introduction The external interrupt (IRQ) module provides asynchronous external interrupts to the CPU. These sources can ...
Page 102
Freescale Semiconductor, Inc. External Interrupt Module (IRQ) 8.3 Operation The interrupt request/programming voltage pin (IRQ/V pins 0–3 (PA0–PA3) provide external interrupts. The PIRQ bit in the mask option register (MOR) enables PA0–PA3 as IRQ interrupt sources, which are combined into ...
Page 103
Freescale Semiconductor, Inc. MC68HC705J1A — Rev. 4.0 For More Information On This Product, FROM RESET YES I BIT SET? NO YES EXTERNAL INTERRUPT? NO TIMER YES INTERRUPT? STACK PCL, PCH CCR NO LOAD PC WITH INTERRUPT VECTOR FETCH ...
Page 104
Freescale Semiconductor, Inc. External Interrupt Module (IRQ) 8.3.1 IRQ/V Pin PP An interrupt signal on the IRQ/V request. The LEVEL bit in the mask option register provides negative edge-sensitive triggering or both negative edge-sensitive and low level-sensitive triggering for the ...
Page 105
Freescale Semiconductor, Inc. If edge- and level-sensitive triggering is selected, a rising edge or a high level on a PA0–PA3 pin latches an external interrupt request. Edge- and level-sensitive triggering allows the use of multiple wired-OR external interrupt sources. As ...
Page 106
Freescale Semiconductor, Inc. External Interrupt Module (IRQ) 8.4 IRQ Status and Control Register The IRQ status and control register (ISCR) controls and monitors operation of the IRQ module. All unused bits in the ISCR read as logic 0s. The IRQF ...
Page 107
Freescale Semiconductor, Inc. 8.5 External Interrupt Timing IRQ PIN IRQ IRQ n IRQ (INTERNAL) Figure 8-4. External Interrupt Timing 8.5.1 5.0-Volt External Interrupt Timing Characteristics Characteristic IRQ interrupt pulse width low (edge-triggered) IRQ interrupt pulse width ...
Page 108
Freescale Semiconductor, Inc. External Interrupt Module (IRQ) Technical Data External Interrupt Module (IRQ) For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 109
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 9.1 Contents 9.2 9.3 9.4 9.5 9.5.1 9.5.2 9.6 9.6.1 9.6.2 9.2 Introduction The multifunction timer provides a timing reference with programmable real-time interrupt (RTI) capability. organization. Features include: • • • MC68HC705J1A ...
Page 110
Freescale Semiconductor, Inc. Multifunction Timer Module OVERFLOW RESET Figure 9-1. Multifunction Timer Block Diagram Technical Data TIMER COUNTER REGISTER BITS [0:7] OF 15-STAGE RIPPLE COUNTER RESET TIMER STATUS/CONTROL REGISTER RTI RATE SELECT BITS [8:14] OF 15-STAGE ...
Page 111
Freescale Semiconductor, Inc. Addr. Register Name Read: Timer Status and Control $0008 Register (TSCR) Write: See page 112. Reset: Read: Timer Counter Register (TCR) $0009 Write: See page 114. Reset: 9.3 Operation A 15-stage ripple counter, preceded by a prescaler ...
Page 112
Freescale Semiconductor, Inc. Multifunction Timer Module 9.4 Interrupts These timer sources can generate interrupts: • • 9.5 I/O Registers These registers control and monitor the timer operation: • • 9.5.1 Timer Status and Control Register The read/write timer status and ...
Page 113
Freescale Semiconductor, Inc. TOF — Timer Overflow Flag This read-only flag becomes set when the first eight stages of the counter roll over from $FF to $00. TOF generates a timer overflow interrupt request if TOIE is also set. Clear ...
Page 114
Freescale Semiconductor, Inc. Multifunction Timer Module interrupt request to be generated. To prevent this occurrence, clear the COP timer before changing RT1 and RT0. RT1:RT0 1. At 2-MHz bus, 4-MHz XTAL, 0.5 s per cycle 9.5.2 Timer Counter Register A ...
Page 115
Freescale Semiconductor, Inc. 9.6 Low-Power Modes The STOP and WAIT instructions put the MCU in low power-consumption standby states. 9.6.1 Stop Mode The STOP instruction has these effects on the timer: • • 9.6.2 Wait Mode The timer remains active ...
Page 116
Freescale Semiconductor, Inc. Multifunction Timer Module Technical Data Multifunction Timer Module For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 117
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 10.1 Contents 10.2 10.3 10.4 10.5 10.6 10.7 10.8 10.9 10.10 Typical Supply Currents . . . . . . . . . . . . . . . . . . . ...
Page 118
Freescale Semiconductor, Inc. Electrical Specifications 10.3 Maximum Ratings Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it. The MCU contains circuitry to protect the inputs against damage from high static voltages; however, ...
Page 119
... Freescale Semiconductor, Inc. 10.4 Operating Temperature Range MC68HC705J1AP MC68HC705J1AC MC68HC705J1AV plastic dual in-line package (PDIP small outline integrated circuit (SOIC ceramic DIP (cerdip extended temperature range automotive temperature range 10.5 Thermal Characteristics Thermal resistance MC68HC705J1AP MC68HC705J1ADW MC68HC705J1AS plastic dual in-line package (PDIP) 2 ...
Page 120
Freescale Semiconductor, Inc. Electrical Specifications 10.6 Power Considerations The average chip junction temperature, T Where For most applications, P Ignoring P Solving equations (1) and (2) for K gives: where constant pertaining to ...
Page 121
Freescale Semiconductor, Inc. 10.7 5.0-Volt DC Electrical Characteristics Characteristic Output voltage I = 10.0 A Load I = –10.0 A Load Output high voltage (I = –0.8 mA) PA0–PA7, PB0–PB5 Load Output low voltage (I = 1.6 mA) PA0–PA3, PB0–PB5 ...
Page 122
Freescale Semiconductor, Inc. Electrical Specifications 10.8 3.3-Volt DC Electrical Characteristics Characteristic Output voltage I = 10.0 A Load I = –10.0 A Load Output high voltage (I = –0.2 mA) PA0–PA7, PB0–PB5 Load Output low voltage (I = 0.4 mA) ...
Page 123
Freescale Semiconductor, Inc. 10.9 Driver Characteristics 800 mV 700 mV 600 mV 500 mV 400 mV 300 mV 200 mV 100 1.0 mA 2.0 mA 3 Notes 5.0 ...
Page 124
Freescale Semiconductor, Inc. Electrical Specifications 800 mV 700 mV 600 mV 500 mV 400 mV 300 mV 200 mV 100 Notes 5.0 V, devices are specified and ...
Page 125
Freescale Semiconductor, Inc. 10.10 Typical Supply Currents Notes Notes MC68HC705J1A — Rev. 4.0 For More Information On This Product, 6.0 mA 5.0 mA 4.0 mA 3.0 mA 2.0 ...
Page 126
Freescale Semiconductor, Inc. Electrical Specifications 10.11 EPROM Programming Characteristics Characteristic Programming voltage IRQ/V PP Programming current IRQ/V PP Programming time Per array byte MOR 5.0 Vdc 10 Vdc 10.12 5.0-Volt Control ...
Page 127
Freescale Semiconductor, Inc. 10.13 3.3-Volt Control Timing Characteristic Oscillator frequency Crystal oscillator option External clock source Internal operating frequency (f osc Crystal oscillator External clock Cycle time ( RESET pulse width low IRQ interrupt pulse width low ...
Page 128
Freescale Semiconductor, Inc. Electrical Specifications IRQ PIN IRQ IRQ n IRQ (INTERNAL) Figure 10-6. External Interrupt Timing OSC (NOTE RESET t ILIH IRQ (NOTE 2) IRQ (NOTE 3) INTERNAL CLOCK INTERNAL ADDRESS BUS ...
Page 129
Freescale Semiconductor, Inc (NOTE 1) OSC1 PIN INTERNAL CLOCK INTERNAL ADDRESS BUS INTERNAL DATA BUS Notes : 1. Power-on reset threshold is typically between 1 V and Internal clock, internal address bus, and internal data ...
Page 130
Freescale Semiconductor, Inc. Electrical Specifications Technical Data Electrical Specifications For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 131
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A 11.1 Contents 11.2 11.3 11.4 11.5 11.2 Introduction The MC68HC705J1A, the resistor-capacitor (RC) oscillator, and high-speed option devices described in MC68HRC705J1A, MC68HSR705J1A • • • MC68HC705J1A — Rev. 4.0 For More Information On ...
Page 132
Freescale Semiconductor, Inc. Mechanical Specifications 11.3 Plastic Dual In-Line Package (Case 738) - -T- SEATING PLANE 11.4 Small Outline Integrated Circuit (Case 751 0.010 (0.25) T ...
Page 133
Freescale Semiconductor, Inc. 11.5 Ceramic Dual In-Line Package (Case 732 SEATING PLANE MC68HC705J1A — Rev. 4.0 For More Information On This Product, Ceramic Dual In-Line Package (Case 732 ...
Page 134
Freescale Semiconductor, Inc. Mechanical Specifications Technical Data Mechanical Specifications For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 135
... C –40 to +105 732-03 20 –40 to +85 C –40 to +105 C Appendix A. MC68HRC705J1A, Appendix B. for ordering information on optional high-speed and Go to: www.freescale.com Section 11. (1) Order Number (2) MC68HC705J1AP (3) MC68HC705J1AC P (4) MC68HC705J1AV P (5) MC68HC705J1ADW MC68HC705J1ACDW MC68HC705J1AVDW (6) MC68HC705J1AS MC68HC705J1ACS MC68HC705J1AVS MC68HSC705J1A, and Technical Data ...
Page 136
Freescale Semiconductor, Inc. Ordering Information Technical Data Ordering Information For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 137
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A A.1 Contents A.2 A.3 A.4 A.5 A.2 Introduction This appendix introduces the MC68HRC705J1A, a resistor-capacitor (RC) oscillator mask option version of the MC68HC705J1A. All of the information in this document applies to the ...
Page 138
Freescale Semiconductor, Inc. MC68HRC705J1A A.3 RC Oscillator Connections For greater cost reduction, the RC oscillator mask option allows the configuration shown in the RC components as close as possible to the pins for startup stabilization and to minimize output distortion. ...
Page 139
Freescale Semiconductor, Inc. A.4 Typical Internal Operating Frequency for RC Oscillator Option Figure A-2 RC oscillator option. NOTE: Tolerance for resistance is 50%. When selecting resistor size, consider the tolerance to ensure that the resulting oscillator frequency does not exceed ...
Page 140
Freescale Semiconductor, Inc. MC68HRC705J1A A.5 Package Types and Order Numbers Package Type PDIP SOIC Cerdip 1. Refer plastic dual in-line package (PDIP extended temperature range automotive temperature range 5. DW ...
Page 141
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A B.1 Contents B.2 B.3 B.4 B.5 B.6 B.2 Introduction This appendix introduces the MC68HSC705J1A, a high-speed version of the MC68HC705J1A. All of the information in this document applies to the MC68HSC705J1A with the ...
Page 142
Freescale Semiconductor, Inc. MC68HSC705J1A B.3 5.0-Volt DC Electrical Characteristics Supply current (f Run Wait B.4 3.3-Volt DC Electrical Characteristics Supply current (f Run Wait B.5 Typical Supply Currents Technical Data Characteristic = 4.0 MHz) OP Characteristic = 2.1 MHz) OP ...
Page 143
Freescale Semiconductor, Inc. MC68HC705J1A — Rev. 4.0 For More Information On This Product, 700 A 600 A 500 A 400 A 300 A 200 A 100 1.0 MHz 2.0 MHz INTERNAL OPERATING FREQUENCY (f Notes ...
Page 144
Freescale Semiconductor, Inc. MC68HSC705J1A B.6 Package Types and Order Numbers Package Type PDIP SOIC Cerdip 1. Refer plastic dual in-line package (PDIP extended temperature range small outline integrated circuit (SOIC) ...
Page 145
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A C.1 Contents C.2 C.3 C.4 C.5 C.6 C.7 C.2 Introduction This appendix introduces the MC68HSR705J1A, a high-speed version of the MC68HRC705J1A. All of the information in this document applies to the MC68HSR705J1A with ...
Page 146
Freescale Semiconductor, Inc. MC68HSR705J1A C.4 Typical Internal Operating Frequency for High-Speed RC Oscillator Option For lower frequency operation characteristics, refer to MC68HRC705J1A. NOTE: Tolerance for resistance is 50 percent. When selecting resistor size, consider the tolerance to ...
Page 147
Freescale Semiconductor, Inc. C.5 RC Oscillator Connections (No External Resistor) For maximum cost reduction, the RC oscillator mask connections shown in Figure C-2 components. This can be accomplished by programming the oscillator internal resistor (OSCRES) bit in the mask option ...
Page 148
Freescale Semiconductor, Inc. MC68HSR705J1A C.6 Typical Internal Operating Frequency versus Temperature (No External Resistor) 3.00 2.50 2.00 1.50 1.00 0.50 0.00 –50 0 Figure C-3. Typical Internal Operating Frequency versus Temperature (OSCRES Bit = 1) NOTE: Due to process variations, ...
Page 149
Freescale Semiconductor, Inc. C.7 Package Types and Order Numbers Package Type PDIP SOIC Cerdip 1. Refer plastic dual in-line package (PDIP extended temperature range small outline integrated circuit (SOIC) 5. ...
Page 150
Freescale Semiconductor, Inc. MC68HSR705J1A Technical Data MC68HSR705J1A For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 151
Freescale Semiconductor, Inc. Technical Data — MC68HC705J1A accumulator register ( ...
Page 152
Freescale Semiconductor, Inc. Index CPU registers accumulator register (A ...
Page 153
Freescale Semiconductor, Inc. external interrupt module (IRQ external interrupt pins . . ...
Page 154
Freescale Semiconductor, Inc. Index real-time interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 155
Freescale Semiconductor, Inc. mask option register (MOR programming . ...
Page 156
Freescale Semiconductor, Inc. Index opcode map ...
Page 157
Freescale Semiconductor, Inc. I/O circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 158
Freescale Semiconductor, Inc. Index RTIE bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 159
Freescale Semiconductor, Inc. V pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 160
Freescale Semiconductor, Inc. Index Technical Data Index For More Information On This Product, Go to: www.freescale.com MC68HC705J1A — Rev. 4.0 ...
Page 161
Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com ...
Page 162
Freescale Semiconductor, Inc. Home Page: www.freescale.com email: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH ...