MC68HC708XL36 FREESCALE [Freescale Semiconductor, Inc], MC68HC708XL36 Datasheet - Page 100

no-image

MC68HC708XL36

Manufacturer Part Number
MC68HC708XL36
Description
HCMOS Microcontroller Unit
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
CGM
PLL Bandwidth
Control Register
(PBWC)
MC68HC708XL36
100
Address:
The PLL bandwidth control register does the following:
AUTO — Automatic Bandwidth Control Bit
LOCK — Lock Indicator Bit
Reset:
Read:
Write:
This read/write bit selects automatic or manual bandwidth control.
When initializing the PLL for manual operation (AUTO = 0), clear the
ACQ bit before turning on the PLL. Reset clears the AUTO bit.
When the AUTO bit is set, LOCK is a read-only bit that becomes set
when the VCO clock, CGMVCLK, is locked (running at the
programmed frequency). When the AUTO bit is clear, LOCK reads as
logic 0 and has no meaning. Reset clears the LOCK bit.
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = Automatic bandwidth control
0 = Manual bandwidth control
1 = VCO frequency correct or locked
0 = VCO frequency incorrect or unlocked
Selects automatic or manual (software-controlled) bandwidth
control mode
Indicates when the PLL is locked
In automatic bandwidth control mode, indicates when the PLL is in
acquisition or tracking mode
In manual operation, forces the PLL into acquisition or tracking
mode
Figure 5. PLL Bandwidth Control Register (PBWC)
$001D
AUTO
Bit 7
0
Go to: www.freescale.com
= Unimplemented
LOCK
6
0
CGM
ACQ
5
0
XLD
4
0
3
0
0
2
0
0
1
0
0
MOTOROLA
18-cgm1m_a
Bit 0
0
0

Related parts for MC68HC708XL36