MC68HC711G5 MOTOROLA [Motorola, Inc], MC68HC711G5 Datasheet - Page 44

no-image

MC68HC711G5

Manufacturer Part Number
MC68HC711G5
Description
High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
Port D bit 1 becomes the Transmit Data output (TXD) when the SCI transmitter is enabled (TE bit
in the SCCR2 register set to one). When the TE bit is clear, Port D bit 1 defaults to being a general
purpose I/O pin controlled by DDRD. Note that the transmit logic will retain control of Port D bit 1 after
TE is cleared until all transmit operations have finished, including completion of transmission of data
from the serial shifter, a queued idle, or queued break.
In a test mode, the RCKB test bit in the BAUD register may be set. When RCKB is set, the 16X
receiver baud rate clock and the 1X transmitter clock are exclusive-ORed and driven out of the Port
D bit 1 pin. The RCKB bit can be written only in the test or bootstrap modes and it overrides any other
use of the Port D bit 1 pin.
Bits 2 – 5 of Port D are dedicated to the serial peripheral interface function (SPI) whenever the SPE
bit in the SPCR register is set (SPI enabled). Note that Port D bit 5 still responds to DDRD bit 5 such
that, if the DDR bit is set, the Port D bit 5 pin is given up by the SPI system to become a general
purpose output pin if and only if the SPI is in master mode. When the SPE bit is clear, bits 2 – 5 of
Port D default to being general purpose I/O pins controlled by DDRD.
The four SPI interface lines are described in greater detail in SECTION 8: SERIAL PERIPHERAL
INTERFACE.
4.7.1
READ:
WRITE:
RESET:
4.7.2
READ:
WRITE:
MOTOROLA
4-6
Alternate Pin Function:
Data Register (PORTD)
Data Direction Register (DDRD)
RESET:
Any time (inputs return pin level; outputs return pin driver input level). Bits 6 and 7 always
read as zeros.
Data stored in internal latch (drives pins only if configured as outputs). Writes to bit 6 and
7 have no meaning or effect.
Bits 0 – 5 are configured as general purpose inputs.
Any time (reads of bits 6 and 7 always return zeros).
Any time (writes to bits 6 and 7 have no meaning or effect).
$1009
RESET:
$1008
0
7
0
0
7
0
6
0
0
6
0
0
DDD5
5
0
INPUT/OUTPUT PORTS
PD5
SS
5
0
DDD4
4
0
PD4
SCK
4
0
DDD3
3
0
MOSI
PD3
3
0
DDD2
2
0
MISO
PD2
2
0
DDD1
1
0
PD1
TXD
1
0
DDD0
0
0
PD0
RXD
0
0
DDRD
MC68HC11G5
PORTD

Related parts for MC68HC711G5