MC68HC711G5 MOTOROLA [Motorola, Inc], MC68HC711G5 Datasheet - Page 55

• Manufacturer Part Number: MC68HC711G5
• Description: High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller
• Manufacturer: MOTOROLA [Motorola, Inc]

MC68HC11G5
Special considerations are needed when using STOP and the clock monitor in the same system.
Since the STOP function causes the clocks to be halted, the clock monitor function will generate a
reset sequence if it is enabled prior to the STOP mode being entered. For systems which do not
expect or want a STOP function, this interaction can be useful to detect the unauthorized execution
of a STOP instruction which could not be detected by the COP watchdog system. On the other hand,
in systems which utilise both the STOP and clock monitor functions, this interaction means that the
CME bit must be written to zero just prior to executing a STOP instruction and should be written back
to one as soon as the MCU resumes execution.
5.1.5
The bits in this register control certain configuration options, most of which can be changed only
during the first 64 cycles after reset in normal operating modes.
READ:
WRITE:
RESET:
ADPU — A/D Power Up
CSEL — Clock Select
IRQE — IRQ Select Edge Sensitive Only
DLY — Enable Oscillator Start-up delay on exit from STOP
Configuration Options Register (OPTION)
RESET:
Any time.
Bits 3, 6, and 7 may be written at any time.
Bits 0, 1, 4, and 5 may be written once only in the normal operating modes, and only
during the first 64 cycles after reset. After this time the bits are read-only in the normal
operating modes (SMOD = 0). In the special test and bootstrap modes (SMOD = 1),
writes are always permitted.
$10.
0 – A/D system powered down to save supply current.
1 – A/D system powered up (allow about 100 s for stabilization).
This bit should be set to one if the E-clock is less than 1 MHz.
0 – A/D uses the system E-clock (must be 1.0 MHz or greater).
1 – A/D uses an internal R-C clock source (about 1.5 MHz).
0 – IRQ configured for low level recognition.
1 – IRQ configured to respond only to falling edges.
0 – No stabilization delay imposed on exit from STOP mode.
1 – A stabilization delay is imposed before processing resumes after STOP.
This bit is set during reset and controls whether or not a relatively long stabilization delay
is imposed before processing can resume after a STOP period. If an external clock signal
$1039
ADPU
7
0
RESETS, INTERRUPTS AND LOW POWER MODES
CSEL
6
0
IRQE
5
0
DLY
4
1
CME
3
0
2
0
0
CR1
1
0
CR0
0
0
OPTION
MOTOROLA
5-3