MC68HC908JK3 MOTOROLA [Motorola, Inc], MC68HC908JK3 Datasheet - Page 195

no-image

MC68HC908JK3

Manufacturer Part Number
MC68HC908JK3
Description
MC68HC908JK1
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK3CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3CPE
Quantity:
3 440
Part Number:
MC68HC908JK3ECDW
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
INTERSIL
Quantity:
2 900
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
FREESCA
Quantity:
1 157
Part Number:
MC68HC908JK3ECP
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
ITE
Quantity:
10 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
Freescale
Quantity:
218
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCA
Quantity:
1 159
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3EMDWE
Quantity:
5 407
18.7 5V Control Timing
MC68H(R)C908JL3
MOTOROLA
NOTES:
Internal operating frequency
RST input pulse width low
1. V
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this in-
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
noted.
formation.
NOTES:
1. V
2. Typical values reflect average measurements at midpoint of voltage range, 25 C only.
3. Run (operating) I
4. Wait I
5. STOP I
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum V
8. R
DD
than 100 pF on all outputs. C
run I
less than 100 pF on all outputs. C
fects wait I
minimum V
DD
PU1
= 4.5 to 5.5 Vdc, V
DD
= 4.5 to 5.5 Vdc, V
and R
DD
. Measured with all modules enabled.
DD
measured using external square wave clock source (f
measured with OSC1 grounded, no port pins sourcing current. LVI is disabled.
DD
DD
PU2
DD
.
Characteristic
is reached.
are measured at V
DD
is not reached before the internal POR reset is released,
Rev. 1.0
Characteristic
measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less
SS
(3)
= 0 Vdc, T
SS
Table 18-4. DC Electrical Characteristics (5V)
(2)
= 0 Vdc, T
L
(1)
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects
A
L
DD
Table 18-5. Control Timing (5V)
= 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly af-
= T
(1)
A
= 5.0V
= T
L
to T
L
Electrical Specifications
to T
H
; timing shown with respect to 20% V
H
, unless otherwise noted.
Symbol
OP
Symbol
= 4MHz); all inputs 0.2 V from rail; no dc loads;
t
f
IRL
OP
Min
RST
must be driven low externally until
Min
750
DD
Typ
and 70% V
(2)
Electrical Specifications
Max
SS
8
Max
5V Control Timing
, unless otherwise
Technical Data
MHz
Unit
Unit
ns
195

Related parts for MC68HC908JK3