MC68HC908JK3 MOTOROLA [Motorola, Inc], MC68HC908JK3 Datasheet - Page 90

no-image

MC68HC908JK3

Manufacturer Part Number
MC68HC908JK3
Description
MC68HC908JK1
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK3CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3CPE
Quantity:
3 440
Part Number:
MC68HC908JK3ECDW
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
INTERSIL
Quantity:
2 900
Part Number:
MC68HC908JK3ECDWE
Manufacturer:
FREESCA
Quantity:
1 157
Part Number:
MC68HC908JK3ECP
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
ITE
Quantity:
10 000
Part Number:
MC68HC908JK3ECPE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
Freescale
Quantity:
218
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCA
Quantity:
1 159
Part Number:
MC68HC908JK3EMDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908JK3EMDWE
Quantity:
5 407
System Integration Module (SIM)
7.7.2 Stop Mode
Technical Data
90
NOTE:
NOTE:
In stop mode, the SIM counter is reset and the system clocks are
disabled. An interrupt request from a module can cause an exit from stop
mode. Stacking for interrupts begins after the selected stop recovery
time has elapsed. Reset or break also causes an exit from stop mode.
The SIM disables the oscillator signals (OSCOUT and 2OSCOUT) in
stop mode, stopping the CPU and peripherals. Stop recovery time is
selectable using the SSREC bit in the configuration register (CONFIG).
If SSREC is set, stop recovery is reduced from the normal delay of 4096
2OSCOUT cycles down to 32. This is ideal for applications using canned
oscillators that do not require long start-up times from stop mode.
External crystal applications should use the full stop recovery time by
clearing the SSREC bit.
A break interrupt during stop mode sets the SIM break stop/wait bit
(SBSW) in the break status register (BSR).
The SIM counter is held in reset from the execution of the STOP
instruction until the beginning of stop recovery. It is then used to time the
recovery period.
To minimize stop current, all pins configured as inputs should be driven
to a logic 1 or logic 0.
CPUSTOP
NOTE: Previous data can be operand data or the STOP opcode, depending on the last
R/W
IAB
IDB
instruction.
System Integration Module (SIM)
STOP ADDR
Figure 7-18. Stop Mode Entry Timing
Figure 7-18
PREVIOUS DATA
STOP ADDR + 1
shows stop mode entry timing.
NEXT OPCODE
SAME
MC68H(R)C908JL3
SAME
SAME
MOTOROLA
SAME
Rev. 1.0

Related parts for MC68HC908JK3