ISL6530/31EVAL1 INTERSIL [Intersil Corporation], ISL6530/31EVAL1 Datasheet
ISL6530/31EVAL1
Related parts for ISL6530/31EVAL1
ISL6530/31EVAL1 Summary of contents
Page 1
... ISL6531CR Lead 5x5 QFN L32.5x5 ISL6530/31EVAL1 Evaluation Board Add “-T” suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Pinouts 24 LEAD (SOIC) TOP VIEW 24 UGATE1 1 23 BOOT1 2 22 PHASE1 3 21 VREF 4 20 FB1 COMP1 18 7 SENSE1 17 VREF_IN GNDA 15 PHASE2 BOOT2 13 ...
Page 3
Block Diagram PGOOD FB1 COMP1 SENSE1 VREF_IN + VREF - SENSE2 V2_SD 3 ISL6531 OCSET/SD VCC POWER-ON RESET (POR) + SOFT- - 40µA START OVER- CURRENT PWM ERROR COMPARATOR AMP INHIBIT + + - - PWM 0.8V REFERENCE OSCILLATOR o ...
Page 4
Typical Application +5V R OCSET OCSET/SD RESET GNDA V2_SD SLEEP VREF_IN V REF (.5xV ) DDQ VREF COMP1 FB1 R FB1 4 ISL6531 PGOOD VCC PGOOD BOOT1 UGATE1 PHASE1 PVCC1 LGATE1 ISL6531 PGND1 D BOOT2 UGATE2 C PHASE2 LGATE2 PGND2 ...
Page 5
Absolute Maximum Ratings Supply Voltage +7.0V CC ...
Page 6
Functional Pin Description 24 LEAD (SOIC) TOP VIEW 24 UGATE1 1 23 BOOT1 2 22 PHASE1 3 21 VREF 4 20 FB1 COMP1 18 7 SENSE1 17 VREF_IN GNDA 15 PHASE2 ...
Page 7
While the V supply “floats” held to about 50 via a low current window regulator which drives V DDQ via the SENSE2 pin. The window regulator can overcome least ±10mA of leakage ...
Page 8
TIME FIGURE 2. SOFT-START INTERVAL Shoot-Through Protection A shoot-through condition occurs when both the upper MOSFET and lower MOSFET are turned on simultaneously, effectively shorting the input voltage to ground. To protect the regulators from ...
Page 9
One method that may be employed to bypass the internal V reference generation is to supply an external reference TT directly to the VREF_IN pin. When doing this the SENSE1 pin must remain unconnected. Caution must be exercised when using ...
Page 10
R the equation above with: 1. The maximum r at the highest junction DS(ON) temperature. 2. The minimum I from the specification table. OCSET > Determine I for PEAK PEAK OUT ...
Page 11
Use copper filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit layers for small signal wiring. The wiring traces from the GATE pins to the MOSFET gates should be kept ...
Page 12
The compensation network consists of the error amplifier (internal to the ISL6531) and the impedance networks Z and Z . The goal of the compensation network is to provide FB a closed loop transfer function with the highest 0dB crossing ...
Page 13
Consult with the manufacturer of the load on specific decoupling requirements. Use only specialized low-ESR capacitors intended for switching-regulator applications for the bulk capacitors. The bulk capacitor’s ESR will determine the ...
Page 14
These equations assume linear voltage-current transitions and do not adequately model power loss due the reverse-recovery of the upper and lower MOSFET’s body diode. The gate-charge losses are dissipated by the ISL6531 and don't heat ...
Page 15
ISL6531 DC-DC Converter Application Circuit Figure 11 shows an application circuit for a DDR SDRAM power supply, including V (+2.5V) and V DDQ Detailed information on the circuit, including a complete Billof-Materials and circuit board description, can be found V2_SD ...
Page 16
Small Outline Plastic Packages (SOIC) N INDEX 0.25(0.010) H AREA E - SEATING PLANE - -C- α µ 0.10(0.004) 0.25(0.010 NOTES: 1. Symbols are defined in ...
Page 17
Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP) All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description ...