74AUP1G58 NXP [NXP Semiconductors], 74AUP1G58 Datasheet

no-image

74AUP1G58

Manufacturer Part Number
74AUP1G58
Description
Low-power configurable multiple function gate
Manufacturer
NXP [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74AUP1G58GW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74AUP1G58L6X
Manufacturer:
FAIRCHILD
Quantity:
8 000
1. General description
2. Features
The 74AUP1G58 provides configurable multiple functions. The output state is determined
by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND,
NOR, XOR, inverter and buffer. All inputs can be connected to V
This device ensures a very low static and dynamic power consumption across the entire
V
This device is fully specified for partial power-down applications using I
The I
the device when it is powered down.
The 74AUP1G58 has Schmitt trigger inputs making it capable of transforming slowly
changing input signals into sharply defined, jitter-free output signals.
The inputs switch at different points for positive and negative-going signals. The difference
between the positive voltage V
hysteresis voltage V
I
I
I
I
I
I
I
I
I
I
CC
74AUP1G58
Low-power configurable multiple function gate
Rev. 03 — 22 June 2009
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
ESD protection:
Low static power consumption; I
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
I
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
OFF
N
N
N
range from 0.8 V to 3.6 V.
OFF
HBM JESD22-A114E exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101C exceeds 1000 V
circuitry provides partial Power-down mode operation
circuitry disables the output, preventing the damaging backflow current through
H
.
T+
and the negative voltage V
CC
= 0.9 A (maximum)
CC
T
is defined as the input
CC
Product data sheet
or GND.
OFF
.

Related parts for 74AUP1G58

74AUP1G58 Summary of contents

Page 1

... The I OFF the device when it is powered down. The 74AUP1G58 has Schmitt trigger inputs making it capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The inputs switch at different points for positive and negative-going signals. The difference between the positive voltage V hysteresis voltage V 2 ...

Page 2

... C to +125 C 4. Marking Table 2. Marking Type number 74AUP1G58GW 74AUP1G58GM 74AUP1G58GF [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram Fig 1. Logic symbol 74AUP1G58_3 Product data sheet Low-power configurable multiple function gate ...

Page 3

... Description data input ground (0 V) data input data output supply voltage data input Rev. 03 — 22 June 2009 74AUP1G58 74AUP1G58 GND 001aad690 Transparent top view Fig 4. Pin configuration SOT891 (XSON6) ...

Page 4

... Y 001aab690 Fig 001aab692 Fig 10. Buffer Rev. 03 — 22 June 2009 74AUP1G58 and Figure 7 and Figure 001aab689 2-input AND gate with inverted B input or 2-input NOR gate with inverted C input ...

Page 5

... I V < Active mode and Power-down mode +125 C amb derates linearly with 4.0 mW/K. tot derates linearly with 7.8 mW/K. tot Conditions Active mode Power-down mode Rev. 03 — 22 June 2009 74AUP1G58 V CC Min Max 0.5 +4 [1] 0.5 +4 [1] 0.5 +4 ...

Page 6

... 0 3 1 1 1 2 3 2 4 Rev. 03 — 22 June 2009 74AUP1G58 Min Typ Max 0.31 ...

Page 7

... 2 3 2 4 GND Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate Min Typ - - - - - - - - - - - - - - - - - - = 0. 0.6 V ...

Page 8

... CC [2] Figure Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate Min Typ - - - - - - Figure 13 +125 C [1] Min Typ Max Min Max ( ...

Page 9

... where Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate Figure 13 +125 C [1] Min Typ Max Min Max ( 38 4.5 10.5 20.8 4.1 21.9 3.8 7.5 12.2 3.8 13 ...

Page 10

... Y output PLH output Table 10. Input 0 Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate PLH PHL V M 001aab593 3.0 ns © NXP B.V. 2009. All rights reserved ...

Page 11

... DUT R T 11. [ for measuring propagation delays, setup and hold times and pulse width R L Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate V EXT 001aac521 of the pulse generator EXT t ...

Page 12

... CC = 1. 2 3 see Figure 14, T 15, Figure 16 and = 0 1 1 1. 2 3 mna207 Fig 15. Definition of V Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate 13 +125 C Typ Max Min Max ( 0.60 0.30 0.60 - 0.90 0.53 0.90 - 1.11 0.74 1.11 - 1.29 0.91 1.29 - 1.77 1.37 1.77 - 2.29 1.88 2.29 - 0.60 0.10 0.60 - 0.65 0.26 ...

Page 13

... Fig 17. Typical transfer characteristics; V 74AUP1G58_3 Product data sheet Low-power configurable multiple function gate 240 160 0.4 0.8 1 1200 800 400 0 0 1.0 2 Rev. 03 — 22 June 2009 74AUP1G58 001aad691 1.6 2.0 V (V) I 001aad692 3.0 V (V) I © NXP B.V. 2009. All rights reserved ...

Page 14

... scale 2.2 1.35 2.2 1.3 0.65 1.8 1.15 2.0 REFERENCES JEDEC JEITA SC-88 Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate detail 0.45 0.25 0.2 0.2 0.1 0.15 0.15 EUROPEAN PROJECTION SOT363 ISSUE DATE ...

Page 15

... scale 1.05 0.35 0.40 0.6 0.5 0.95 0.27 0.32 REFERENCES JEDEC JEITA MO-252 Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate 4 ( EUROPEAN PROJECTION SOT886 ISSUE DATE 04-07-15 04-07-22 © NXP B.V. 2009. All rights reserved ...

Page 16

... scale 1.05 0.35 0.40 0.55 0.35 0.95 0.27 0.32 REFERENCES JEDEC JEITA Rev. 03 — 22 June 2009 74AUP1G58 Low-power configurable multiple function gate 4 ( EUROPEAN PROJECTION SOT891 ISSUE DATE 05-04-06 07-05-15 © NXP B.V. 2009. All rights reserved ...

Page 17

... Low-power configurable multiple function gate Data sheet status Product data sheet 6: Derating factor of XSON6 packages has been changed. Product data sheet Product data sheet Rev. 03 — 22 June 2009 74AUP1G58 Change notice Supersedes - 74AUP1G58_2 - 74AUP1G58_1 - - © NXP B.V. 2009. All rights reserved ...

Page 18

... Export might require a prior authorization from national authorities. 18.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com Rev. 03 — 22 June 2009 74AUP1G58 © NXP B.V. 2009. All rights reserved ...

Page 19

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2009. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All rights reserved. Date of release: 22 June 2009 Document identifier: 74AUP1G58_3 ...

Related keywords