74AVC8T245BQ NXP [NXP Semiconductors], 74AVC8T245BQ Datasheet
74AVC8T245BQ
Available stocks
Related parts for 74AVC8T245BQ
74AVC8T245BQ Summary of contents
Page 1
Rev. 02 — 28 April 2009 1. General description The 74AVC8T245 is an 8-bit, dual supply transceiver that enables bidirectional level translation. It features two data input-output ports (An ...
Page 2
... I I OFF I Multiple package options I Specified from +85 C and +125 C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name 74AVC8T245PW +125 C 74AVC8T245BQ +125 C 4. Functional diagram V V CC(A) CC( DIR 3 A1 Fig 1. Logic symbol ...
Page 3
NXP Semiconductors Fig 2. Logic diagram (one channel) 5. Pinning information 5.1 Pinning 74AVC8T245 V 1 CC(A) 2 DIR GND 11 GND 12 Fig ...
Page 4
NXP Semiconductors 5.2 Pin description Table 2. Pin description Symbol Pin V 1 CC(A) DIR [1] GND 11 [1] GND 12 [1] GND 21, ...
Page 5
NXP Semiconductors Table 4. Limiting values …continued In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter I ground current GND T storage temperature stg P total power dissipation ...
Page 6
NXP Semiconductors Table 6. Typical static characteristics recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter I power-off leakage current OFF C input capacitance I C input/output capacitance I/O [ ...
Page 7
NXP Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions V HIGH-level output voltage I = 100 CC(A) I ...
Page 8
NXP Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions I supply current A port CC(A) V CC(B) V CC(A) V CC(B) V CC(A) V ...
Page 9
NXP Semiconductors 10. Dynamic characteristics Table 9. Typical dynamic characteristics at V Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions t propagation delay disable ...
Page 10
NXP Semiconductors Table 11. Typical power dissipation capacitance at V Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions C power dissipation A port: (direction capacitance Bn); output enabled A port: (direction An to ...
Page 11
NXP Semiconductors Table 12. Dynamic characteristics for temperature range +85 C Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions 1.3 V CC(A) t propagation ...
Page 12
NXP Semiconductors Table 13. Dynamic characteristics for temperature range +125 C Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter Conditions 1.3 V CC(A) t propagation ...
Page 13
NXP Semiconductors 11. Waveforms Measurement points are given in V and V are typical output voltage levels that occur with the output load Fig 5. The data input (An, Bn) to output (Bn, An) propagation delay times OE ...
Page 14
NXP Semiconductors Test data is given in Table R = Load resistance Load capacitance including jig and probe capacitance Termination resistance External voltage for measuring switching times. EXT Fig 7. Load ...
Page 15
NXP Semiconductors 12. Typical propagation delay characteristics (ns Propagation delay (An to Bn 0.8 V. CC(B) ( 1.2 V. CC(B) ( ...
Page 16
NXP Semiconductors 7 t PLH (ns LOW to HIGH propagation delay ( 1.2 V CC( PLH (ns LOW to HIGH propagation delay ...
Page 17
NXP Semiconductors 7 t PLH (ns LOW to HIGH propagation delay ( 1.8 V CC( PLH (ns LOW to HIGH propagation delay ...
Page 18
NXP Semiconductors 7 t PLH (ns LOW to HIGH propagation delay ( 3.3 V CC(A) ( 1.2 V. CC(B) ( 1.5 V. CC(B) ( ...
Page 19
NXP Semiconductors 13. Package outline TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. ...
Page 20
NXP Semiconductors DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm terminal 1 index area terminal 1 index area ...
Page 21
NXP Semiconductors 14. Abbreviations Table 16. Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model 15. Revision history Table 17. Revision history Document ...
Page 22
NXP Semiconductors 16. Legal information 16.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 23
NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...