HYB39S256160DC-6 INFINEON [Infineon Technologies AG], HYB39S256160DC-6 Datasheet - Page 9

no-image

HYB39S256160DC-6

Manufacturer Part Number
HYB39S256160DC-6
Description
256 MBit Synchronous DRAM
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet
Pin
DQM
LDQM
UDQM
V
V
V
V
INFINEON Technologies
DD
SS
DDQ
SSQ
Type
Input
Supply –
Supply –
Signal Polarity Function
Pulse
Active
High
The Data Input/Output mask places the DQ buffers in a
high impedance state when sampled high. In Read mode,
DQM has a latency of two clock cycles and controls the
output buffers like an output enable. In Write mode, DQM
has a latency of zero and operates as a word mask by
allowing input data to be written if it is low but blocks the
write operation if DQM is high.
One DQM input is present in x4 and x8 SDRAMs, LDQM
and UDQM controls the lower and upper bytes in x16
SDRAMs.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to
provide improved noise immunity.
9
HYB39S256400/800/160DT(L)/DC(L)
256MBit Synchronous DRAM
2002-04-23

Related parts for HYB39S256160DC-6