M30622M4 MITSUBISHI [Mitsubishi Electric Semiconductor], M30622M4 Datasheet - Page 239

no-image

M30622M4

Manufacturer Part Number
M30622M4
Description
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Manufacturer
MITSUBISHI [Mitsubishi Electric Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30622M4A-462GP D3
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
M30622M4A-462GP D3
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
CPU Rewrite Mode (Flash Memory Version)
Figure 1.29.2. CPU Rewrite Mode Set/Reset Flowchart
Figure 1.29.3. Shifting to The Low Speed Mode Flowchart
Note 1: During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio
Note 2: For CPU rewrite mode select bit to be set to “1”, the user needs to write a “0” and then a “1” to it in
Note 3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to
Note 4: “1” can be set. However, when this bit is “1”, user ROM area is accessed.
(Subsequent operations are executed by control
Jump to transferred control program in RAM
Note 1: For flash memory power supply-OFF bit to be set to “1”, the user needs to write a “0” and then a “1” to it in
Note 2: Before the count source for BCLK can be changed from X
(Subsequent operations are executed by control
Single-chip mode, memory expansion
Transfer the program to be executed in the
Jump to transferred control program in RAM
Set processor mode register (Note 1)
select bit (bit 6 at address 0006
6.25 MHz or less when wait bit (bit 7 at address 0005
12.5 MHz or less when wait bit (bit 7 at address 0005
succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no
interrupt or DMA transfer will be executed during the interval.
execute a read array command or reset the flash memory.
Transfer CPU rewrite mode control
low speed mode, to the internal RAM.
succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no
interrupt or DMA transfer will be executed during the interval.
the count source is going to be switched must be oscillating stably.
program to internal RAM
program in this RAM)
Program in ROM
mode, or boot mode
program in this RAM)
Program in ROM
Start
*1
Start
*1
16
and bits 6 and 7 at address 0007
16
16
Execute read array command or reset flash
memory by setting flash memory reset bit (by
writing “1” and then “0” in succession) (Note 3)
Set flash memory power supply-OFF bit to “1”
(by writing “0” and then “1” in succession)(Note 1)
) = “0” (without internal access wait state)
) = “1” (with internal access wait state)
X
Set CPU rewrite mode select bit to “1” (by
writing “0” and then “1” in succession)(Note 2)
(Boot mode only)
Write “0” to user ROM area select bit (Note 4)
IN
Set flash memory power supply-OFF bit to “0”
Using software command execute erase,
program, or other operation
(Set lock bit disable bit as required)
Wait time until the internal circuit stabilizes
(Set NOP instruction about twice)
Write “0” to CPU rewrite mode select bit
Switch the count source of BCLK.
X
IN
Switch the count source of BCLK (Note 2)
oscillating
(Boot mode only)
Set user ROM area select bit to “1”
IN
to X
stop. (Note 2)
CIN
16
Program in RAM
Process of low speed mode
Program in RAM
or vice versa, the clock to which
):
Wait until the X
End
End
*1
*1
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
IN
has stabilized
Mitsubishi microcomputers
M16C / 62 Group
239

Related parts for M30622M4